# Table of Contents

1 Table of Contents .............................................................................................................................. 2
2 Table of Figures ................................................................................................................................. 4
3 Table of Tables ................................................................................................................................. 5
4 Overview ......................................................................................................................................... 7
4.1 Key Features ............................................................................................................................... 7
4.2 Revision History ......................................................................................................................... 7
4.3 Release Notes and Know Issues ............................................................................................... 10
4.4 Requirements ............................................................................................................................. 11
4.4.1 Software ............................................................................................................................. 11
4.4.2 Hardware ............................................................................................................................. 11
4.5 Content ..................................................................................................................................... 14
4.5.1 Design Sources .................................................................................................................. 14
4.5.2 Additional Sources ............................................................................................................. 14
4.5.3 Prebuilt ................................................................................................................................ 14
4.5.4 Download .......................................................................................................................... 15
5 Design Flow .................................................................................................................................. 16
6 Launch .......................................................................................................................................... 18
6.1 Programming .............................................................................................................................. 18
6.1.1 QSPI ...................................................................................................................................... 18
6.1.2 SD ......................................................................................................................................... 18
6.1.3 JTAG ..................................................................................................................................... 18
6.2 Usage ......................................................................................................................................... 18
6.2.1 Linux .................................................................................................................................... 19
6.2.2 Vivado HW Manager ........................................................................................................ 19
7 System Design - Vivado ............................................................................................................... 21
7.1 Block Design ............................................................................................................................ 21
7.1.1 PCB REV03 ........................................................................................................................ 21
7.1.2 PCB REV01 REV02 .......................................................................................................... 22
7.1.3 PS Interfaces ....................................................................................................................... 22
7.2 Constrains ................................................................................................................................. 23
7.2.1 Basic module constrains .................................................................................................... 23
7.2.2 Design specific constrains .................................................................................................. 23
8 Software Design - SDK/HSI ......................................................................................................... 24
8.1 Application ............................................................................................................................... 24
8.1.1 zynqmp_fsbl....................................................................................................................... 24
8.1.2 zynqmp_fsbl_flash .......................................................... 24
8.1.3 zynqmp_pmufw ................................................................. 24
8.1.4 hello_te0820 ................................................................. 24
8.1.5 u-boot ................................................................. 24
9 Software Design - PetaLinux ................................................. 25
  9.1 Config .................................................................................. 25
  9.2 U-Boot .............................................................................. 25
  9.3 Device Tree ....................................................................... 26
  9.4 Kernel ............................................................................. 27
  9.5 Rootfs ............................................................................. 27
  9.6 Applications ...................................................................... 27
    9.6.1 startup ....................................................................... 27
10 Additional Software ............................................................. 28
  10.1 SI5338 ........................................................................... 28
11 Appx. A: Change History and Legal Notices .................................. 29
  11.1 Document Change History ............................................. 29
  11.2 Legal Notices .................................................................... 30
  11.3 Data privacy ...................................................................... 30
  11.4 Document Warranty ....................................................... 30
  11.5 Limitation of Liability ..................................................... 30
  11.6 Copyright Notice ............................................................ 31
  11.7 Technology Licenses ......................................................... 31
  11.8 Environmental Protection ............................................... 31
  11.9 REACH, RoHS and WEEE ............................................... 31
2 Table of Figures
3 Table of Tables
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/Trenz+Electronic+Documentation
4 Overview

ZynqMP PS Design with Linux Example and simple frequency counter to measure SI5338 Reference CLK with Vivado HW-Manager.

4.1 Key Features

- PetaLinux
- SD
- ETH
- USB
- I2C
- RTC
- FMeter
- User LED (PCB REV03 only)
- Modified FSBL for SI5338 programming
- Special FSBL for QSPI programming

4.2 Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Vivado</th>
<th>Project Built</th>
<th>Authors</th>
<th>Description</th>
</tr>
</thead>
</table>
| 2018-10-31 | 2018.2 | TE0820-test_board_noprebuilt-vivado_2018.2-build_03_20181031164506.zip      | John Hartfiel | • new assembly variants  
  • update optional petalinux startup init script |
|            |        | TE0820-test_board-vivado_2018.2-build_03_20181031164452.zip                  |           |                                                                             |
| 2018-09-12 | 2018.2 | TE0820-test_board_noprebuilt-vivado_2018.2-build_03_20180912094615.zip      | John Hartfiel | • correction:  
  • TE0820-03-4EV -1EA has 2GB DDR, now 2GB instead of 1GB is initialised  
  • small changes on DDR setup of  
    TE0820-02-2EG -1EE |
<p>|            |        | TE0820-test_board-vivado_2018.2-build_03_20180912094558.zip                  |           |                                                                             |</p>
<table>
<thead>
<tr>
<th>Date</th>
<th>Vivado</th>
<th>Project Built</th>
<th>Authors</th>
<th>Description</th>
</tr>
</thead>
</table>
| 2018-08-15 | 2018.2 | TE0820-test_board-vivado_2018.2-build_01_20180706212937.zip
            |        | TE0820-test_board_noprebuild-vivado_2018.2-build_01_20180706212952.zip       | John Hartfiel | • different design for REV03
• small petalinux changes
• I0 renaming
• additional notes for FSBL generated with Win SDK
• changed *.bif |
| 2018-06-19 | 2017.4 | TE0820-test_board-vivado_2017.4-build_10_20180619160713.zip
            |        | TE0820-test_board_noprebuild-vivado_2017.4-build_10_20180619160728.zip       | John Hartfiel | • bugfix board part files BANK1 MIO voltages
• Add "dummy" PS USB3 parameter so solve problems with some USB2 devices |
| 2018-05-24 | 2017.4 | TE0820-test_board-vivado_2017.4-build_10_20180524151356.zip
            |        | TE0820-test_board_noprebuild-vivado_2017.4-build_10_20180524151342.zip       | John Hartfiel | • solved Linux Flash issue
• new assembly variant |
| 2018-04-25 | 2017.4 | TE0820-test_board-vivado_2017.4-build_07_20180425134435.zip
<pre><code>        |        | TE0820-test_board_noprebuild-vivado_2017.4-build_07_20180425134459.zip       | John Hartfiel | • new assembly variants |
</code></pre>
<table>
<thead>
<tr>
<th>Date</th>
<th>Vivado</th>
<th>Project Built</th>
<th>Authors</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018-02-06</td>
<td>2017.4</td>
<td>TE0820-test_board-vivado_2017.4-build_06_20180206203359.zip</td>
<td>John Hartfiel</td>
<td>• solved JTAG/Linux issue</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuilt-vivado_2017.4-build_06_20180206203414.zip</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2018-02-01</td>
<td>2017.4</td>
<td>TE0820-test_board-vivado_2017.4-build_05_20180201084319.zip</td>
<td>John Hartfiel</td>
<td>• board part csv update</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuilt-vivado_2017.4-build_05_20180201094724.zip</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2018-01-24</td>
<td>2017.4</td>
<td>TE0820-test_board-vivado_2017.4-build_05_20180124085247.zip</td>
<td>John Hartfiel</td>
<td>• rework board part files</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuilt-vivado_2017.4-build_05_20180124085303.zip</td>
<td></td>
<td>• solved USB, QSPI and PHy issue</td>
</tr>
<tr>
<td>2017-11-21</td>
<td>2017.2</td>
<td>TE0820-test_board-vivado_2017.2-build_05_20171121160552.zip</td>
<td>John Hartfiel</td>
<td>• solved SD SDX Cards Problem</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuilt-vivado_2017.2-build_05_20171121160606.zip</td>
<td></td>
<td>• Separate csv name for all assembly variants</td>
</tr>
<tr>
<td>Date</td>
<td>Vivado</td>
<td>Project Built</td>
<td>Authors</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>--------</td>
<td>--------------------------------------------------------------------------------</td>
<td>----------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>2017-11-20</td>
<td>2017.2</td>
<td>TE0820-test_board-vivado_2017.2-build_05_20171120162931.zip</td>
<td>John Hartfiel</td>
<td>• solved SD WP Problem</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuild-vivado_2017.2-build_05_20171120162851.zip</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2017-10-19</td>
<td>2017.2</td>
<td>TE0820-test_board-vivado_2017.2-build_05_20171019104824.zip</td>
<td>John Hartfiel</td>
<td>• initial release</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TE0820-test_board_noprebuild-vivado_2017.2-build_05_20171019104837.zip</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## 4.3 Release Notes and Known Issues

<table>
<thead>
<tr>
<th>Issues</th>
<th>Description</th>
<th>Workaround</th>
<th>To be fixed version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash access on Linux</td>
<td>Device tree is not correct on Linux</td>
<td>add compatibility to &quot;compatible &quot;jedec,spi-nor&quot;&quot;</td>
<td>Solved with 20180524 update</td>
</tr>
</tbody>
</table>
| USB UART Terminal is blocked / SDK Debugging is blocked | This happens only with 2017.4 Linux, when JTAG connection is established on Vivado HW Manager. | Do not use HW Manager connection, or if debugging is necessary:  
1. Boot linux with usb terminal  
2. From the terminal: root mount ifconfig eth0  
3. Open two new SSH terminals via ethernet: root root , run user application ...  
4. Exit and close the usb terminal | Solved with 20180206 update |
4.4 Requirements

4.4.1 Software

<table>
<thead>
<tr>
<th>Software</th>
<th>Version</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vivado</td>
<td>2018.2</td>
<td>needed</td>
</tr>
<tr>
<td>SDK</td>
<td>2018.2</td>
<td>needed</td>
</tr>
<tr>
<td>PetaLinux</td>
<td>2018.2</td>
<td>needed</td>
</tr>
<tr>
<td>SI5338 Clock Builder</td>
<td>---</td>
<td>optional</td>
</tr>
</tbody>
</table>

4.4.2 Hardware

Basic description of TE Board Part Files is available on TE Board Part Files.\(^1\)

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

<table>
<thead>
<tr>
<th>Module Model</th>
<th>Board Part Short Name</th>
<th>PCB Revision Support</th>
<th>DDR</th>
<th>QSPI Flash</th>
<th>Others</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE0820-ES1</td>
<td>es1</td>
<td>REV01</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• use slower DDR speed \n• Xilinx has stopped ES1 support with 2018.2, please use 2017.4 reference design for ES1</td>
</tr>
<tr>
<td>TE0820-02-2EG-1E</td>
<td>2eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(^1\) [https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files](https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files)
<table>
<thead>
<tr>
<th>Module Model</th>
<th>Board Part Short Name</th>
<th>PCB Revision Support</th>
<th>DDR</th>
<th>QSPI Flash</th>
<th>Others</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE0820-02-2EG-1E3</td>
<td>2eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td>2.5 mm Samtec connectors</td>
</tr>
<tr>
<td>TE0820-02-2EG-1EA</td>
<td>2eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-2EG-1EL</td>
<td>2eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td>2.5 mm Samtec connectors</td>
</tr>
<tr>
<td>TE0820-02-2CG-1E</td>
<td>2cg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-2CG-1EA</td>
<td>2cg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-3EG-1E</td>
<td>3eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-3EG-1E3</td>
<td>3eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td>2.5 mm Samtec connectors</td>
</tr>
<tr>
<td>TE0820-02-3EG-1EA</td>
<td>3eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-3EG-1EL</td>
<td>3eg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td>2.5 mm Samtec connectors</td>
</tr>
<tr>
<td>TE0820-02-3CG-1E</td>
<td>3cg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-3CG-1EA</td>
<td>3cg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-02-4CG-1EA</td>
<td>4cg_1e</td>
<td>REV02</td>
<td>1GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-03-4EV-1EA</td>
<td>4ev_1e_2gb</td>
<td>REV03</td>
<td>2GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Module Model</td>
<td>Board Part Short Name</td>
<td>PCB Revision Support</td>
<td>DDR</td>
<td>QSPI Flash</td>
<td>Others</td>
<td>Notes</td>
</tr>
<tr>
<td>-------------------</td>
<td>-----------------------</td>
<td>----------------------</td>
<td>------</td>
<td>------------</td>
<td>--------</td>
<td>------------------------------------</td>
</tr>
<tr>
<td>TE0820-03-2CG-1EA</td>
<td>2cg_1e_2gb</td>
<td>REV03</td>
<td>2GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-03-2EG-1EA</td>
<td>2eg_1e_2gb</td>
<td>REV03</td>
<td>2GB</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TE0820-03-2EG-1EL</td>
<td>2eg_1e_2gb</td>
<td>REV03</td>
<td>2GB</td>
<td>128</td>
<td>2.5 mm Samtec connectors</td>
<td></td>
</tr>
</tbody>
</table>

Design supports following carriers:

<table>
<thead>
<tr>
<th>Carrier Model</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE0701</td>
<td>• Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers (^2)</td>
</tr>
</tbody>
</table>
| TE0703        | • Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 cm carriers \(^3\)  
• Used as reference carrier. |
| TE0705        | • Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers \(^4\) |
| TE0706        | • Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers \(^5\) |
| TEBA0841      | • Important: See restrictions on usage with 7 Serie Carriers: 4 x 5 SoM Carriers \(^6\)  
• No SD Slot available, pins goes to Pin Header  
• For TEBA0841 REV01, please contact TE support |

Additional HW Requirements:

<table>
<thead>
<tr>
<th>Additional Hardware</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB Cable for JTAG/UART</td>
<td>Check Carrier Board and Programmer for correct typ</td>
</tr>
<tr>
<td>XMOD Programmer</td>
<td>Carrier Board dependent, only if carrier has no own FTDI</td>
</tr>
<tr>
<td>Cooler</td>
<td>It's recommended to use cooler on ZynqMP device</td>
</tr>
</tbody>
</table>

\(^2\) [https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers](https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers)  
\(^3\) [https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers](https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers)  
\(^4\) [https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers](https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers)  
\(^5\) [https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers](https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers)  
\(^6\) [https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers](https://wiki.trenz-electronic.de/display/PD/4+x+5+SoM+Carriers)
4.5 Content

For general structure and of the reference design, see Project Delivery.

4.5.1 Design Sources

<table>
<thead>
<tr>
<th>Type</th>
<th>Location</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vivado</td>
<td>&lt;design name&gt;/block_design &lt;design name&gt;/constraints &lt;design name&gt;/ip_lib</td>
<td>Vivado Project will be generated by TE Scripts</td>
</tr>
<tr>
<td>SDK/HSI</td>
<td>&lt;design name&gt;/sw_lib</td>
<td>Additional Software Template for SDK/HSI and apps_list.csv with settings for HSI</td>
</tr>
<tr>
<td>PetaLinux</td>
<td>&lt;design name&gt;/os/petalinux</td>
<td>PetaLinux template with current configuration</td>
</tr>
</tbody>
</table>

4.5.2 Additional Sources

<table>
<thead>
<tr>
<th>Type</th>
<th>Location</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI5338</td>
<td>&lt;design name&gt;/misc/Si5338</td>
<td>SI5338 Project with current PLL Configuration</td>
</tr>
<tr>
<td>init_script</td>
<td>&lt;design name&gt;/misc/ init_script</td>
<td>optional init script for SD card</td>
</tr>
</tbody>
</table>

4.5.3 Prebuilt

<table>
<thead>
<tr>
<th>File</th>
<th>File-Extension</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIF-File</td>
<td>*.bif</td>
<td>File with description to generate Bin-File</td>
</tr>
<tr>
<td>BIN-File</td>
<td>*.bin</td>
<td>Flash Configuration File with Boot-Image (Zynq-FPGAs)</td>
</tr>
<tr>
<td>BIT-File</td>
<td>*.bit</td>
<td>FPGA (PL Part) Configuration File</td>
</tr>
</tbody>
</table>

https://wiki.trenz-electronic.de/display/PD/Project+Delivery
## File List

<table>
<thead>
<tr>
<th>File</th>
<th>File-Extension</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DebugProbes-File</td>
<td>*.ltx</td>
<td>Definition File for Vivado/Vivado Labtools Debugging Interface</td>
</tr>
<tr>
<td>Diverse Reports</td>
<td>---</td>
<td>Report files in different formats</td>
</tr>
<tr>
<td>Hardware-Platform-Specification-Files</td>
<td>*.hdf</td>
<td>Exported Vivado Hardware Specification for SDK/HSI and PetaLinux</td>
</tr>
<tr>
<td>LabTools Project-File</td>
<td>*.lpr</td>
<td>Vivado Labtools Project File</td>
</tr>
<tr>
<td>OS-Image</td>
<td>*.ub</td>
<td>Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)</td>
</tr>
<tr>
<td>Software-Application-File</td>
<td>*.elf</td>
<td>Software Application for Zynq or MicroBlaze Processor Systems</td>
</tr>
</tbody>
</table>

## 4.5.4 Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

5 Design Flow

⚠️ Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:
- Vivado/SDK/SDSoC
- Vivado Projects
- Project Delivery

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality.

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

   ![Command Prompt with instructions]

2. Press 0 and enter for minimum setup
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
4. Create Project
   a. Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
      Note: Select correct one, see TE Board Part Files
5. Create HDF and export to prebuilt folder
   a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt
      Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (bl31.elf, uboot.elf and image.ub) with exported HDF

---

10 https://wiki.trenz-electronic.de/display/PD/Vivado+Projects
11 https://wiki.trenz-electronic.de/display/PD/Project+Delivery
12 https://wiki.trenz-electronic.de/display/PD/Project+Delivery#ProjectDelivery-Currentlylimitationsoffunctionality
13 https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files
a. HDF is exported to "prebuilt\hardware\<short name>"
   Note: HW Export from Vivado GUI create another path as default workspace.
Create Linux images on VM, see PetaLinux KICKstart
   i. Use TE Template from /os/petalinux
      Note: run init_config.sh before you start petalinux config. This will set correct temporary path
variable.
7. Add Linux files (bl31.elf, uboot.elf and image.ub) to prebuilt folder
   a. "prebuilt\os\petalinux\default" or "prebuilt\os\petalinux\<short name>"
      Notes: Scripts select "prebuilt\os\petalinux\<short name>", if exist, otherwise
      "prebuilt\os\petalinux\default"
8. Generate Programming Files with HSI/SDK
   a. Run on Vivado TCL: TE::sw_run_hsi
      Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"
   b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk
      Note: See SDK Projects

---

14 https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart
15 https://wiki.trenz-electronic.de/display/PD/SDK+Projects
6 Launch

6.1 Programming

⚠️ Check Module and Carrier TRMs for proper HW configuration before you try any design.

**Xilinx documentation for programming and debugging:** [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](https://wiki.trenz-electronic.de/pages/viewpage.action?pageId=14746264#Vivado/SDK/SDSoC-XilinxSoftwareProgrammingandDebugging)

**Note:** Depending on CPLD Firmware and Boot Mode settings, QSPI boot with Linux image on SD or complete SD Boot is possible.

### 6.1.1 QSPI

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
3. Type on Vivado TCL Console: TE::pr_program_flash_binfile -swapp u-boot
   **Note:** To program with SDK/Vivado GUI, use special FSBL (zyqmp_fsbl_flash) on setup
   optional "TE::pr_program_flash_binfile -swapp hello_te0820" possible
4. Copy image.ub on SD-Card
   - For correct prebuilt file location, see <design_name>/prebuilt/readme_file_location.txt
5. Insert SD-Card

### 6.1.2 SD

Use this description for CPLD Firmware with SD Boot selectable.

1. Copy image.ub and Boot.bin on SD-Card.
   - For correct prebuilt file location, see <design_name>/prebuilt/readme_file_location.txt
2. Insert SD-Card in SD-Slot.

### 6.1.3 JTAG

Not used on this Example.

### 6.2 Usage

1. Prepare HW like described on section Programming (see page 18)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card or QSPI as Boot Mode (Depends on used programming variant)
   **Note:** See TRM of the Carrier, which is used.
4. Power On PCB
   **Note:** 1. ZynqMP Boot ROM loads PMU Firmware and FSBL from SD/QSPI Flash into OCM, 2. FSBL loads ATF(bl31.elf) and U-boot from SD into DDR, 3. U-boot load Linux from SD into DDR
6.2.1 Linux

1. Open Serial Console (e.g. putty)
   a. Speed: 115200
   b. COM Port: Win OS, see device manager, Linux OS see dmesg | grep tty (UART is *USB1)
2. Linux Console:
   Note: Wait until Linux boot finished For Linux Login use:
   a. User Name: root
   b. Password: root
3. You can use Linux shell now.
   a. I2C 0 Bus type: i2cdetect -y -r 0
   b. RTC check: dmesg | grep rtc
   c. ETH0 works with udhcpc
   d. USB type "lsusb" or connect USB2.0 device

6.2.2 Vivado HW Manager

SI5338_CLK0 Counter:

1. Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder).
   a. Set radix from VIO signals to unsigned integer.
      Note: Frequency Counter is inaccurate and displayed unit is Hz

SI5338 CLK is configured to 200MHz by default.

PCB REV03 Design:

- User LED, see: TE0820 CPLD

PCB REV01, REV02 Design:

- PHY LEDS, see: TE0820-REV01_REV02 CPLD
- CPLD Firmware, see: TE0820-REV01_REV02 CPLD

---

17 https://wiki.trenz-electronic.de/display/PD/TE0820+CPLD#TE0820+CPLD-LED
18 https://wiki.trenz-electronic.de/display/PD/TE0820-REV01_REV02+CPLD#TE0820-REV01_REV02CPLD-X0/X1Pin
19 https://wiki.trenz-electronic.de/display/PD/TE0820-REV01_REV02+CPLD#TE0820-REV01_REV02CPLD-X0/X1Pin
7 System Design - Vivado

7.1 Block Design

7.1.1 PCB REV03
7.1.2 PCB REV01 REV02

Activated interfaces:

<table>
<thead>
<tr>
<th>Type</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR</td>
<td></td>
</tr>
<tr>
<td>QSPI</td>
<td>MIO</td>
</tr>
<tr>
<td>SD0</td>
<td>MIO</td>
</tr>
<tr>
<td>SD1</td>
<td>MIO</td>
</tr>
<tr>
<td>I2C0</td>
<td>MIO</td>
</tr>
<tr>
<td>UART0</td>
<td>MIO</td>
</tr>
</tbody>
</table>
### 7.2 Constrains

#### 7.2.1 Basic module constrains

```xscript
set_property BITSTREAMGENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

#### 7.2.2 Design specific constrain

```xscript
set_property PACKAGE_PIN K9 [get_ports {SI5338_CLK0_D_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {SI5338_CLK0_D_clk_p[0]}]
set_property DIFF_TERM TRUE [get_ports {SI5338_CLK0_D_clk_p[0]}]

set_property PACKAGE_PIN H1 [get_ports {x0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {x0[0]}]
set_property PACKAGE_PIN J1 [get_ports {x1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {x1[0]}]
```
8 Software Design - SDK/HSI

For SDK project creation, follow instructions from:
SDK Projects

8.1 Application

Template location: ./sw_lib/sw_apps/

8.1.1 zynqmp_fsbl

TE modified 2018.2 FSBL
Changes:
• Si5338 Configuration, ETH+OTG Reset over GPIO
  • see xfsbl_board.c, xfsbl_board.h, xfsbl_main.c
  • Add register_map.h, si5338.c, si5338.h

Note: Remove compiler flags "-Os -flto -ffat-lto-objects" on 2018.2 SDK to generate FSBL

8.1.2 zynqmp_fsbl_flash

TE modified 2018.2 FSBL
Changes:
• Set FSBL Boot Mode to JTAG
• Disable Memory initialisation
  • see xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c

Note: Remove compiler flags "-Os -flto -ffat-lto-objects" on 2018.2 SDK to generate FSBL

8.1.3 zynqmp_pmufw

Xilinx default PMU firmware.

8.1.4 hello_te0820

Hello TE0820 is a Xilinx Hello World example as endless loop instead of one console output.

8.1.5 u-boot

U-Boot.elf is generated with PetaLinux. SDK/HSi is used to generate Boot.bin.

---

https://wiki.trenz-electronic.de/display/PD/SDK+Projects
9 Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- PetaLinux KICKstart

9.1 Config

Activate:

- SUBSYSTEM_PRIMARY_SD_PSU_SD_1_SELECT

9.2 U-Boot

- Change platform-top.h

```c
#include <configs/platform-auto.h>
define CONFIG_SYS_BOOTM_LEN 0xF000000

declare DFU_ALT_INFO_RAM
    "dfu_ram_info="
    "setenv dfu_alt_info "
    "image.ub ram $netstart 0x1e00000\0"
    "dfu_ram=run dfu_ram_info && dfu 0 ram 0\0"
    "thor_ram=run dfu_ram_info && thordown 0 ram 0\0"

declare DFU_ALT_INFO_MMC
    "dfu_mmc_info="
    "set dfu_alt_info "
    "${kernel_image} fat 0 1\\;"
    "dfu_mmc=run dfu_mmc_info && dfu 0 mmc 0\0"
    "thor_mmc=run dfu_mmc_info && thordown 0 mmc 0\0"

/*Required for uartless designs */
#undef CONFIG_BAUDRATE
#define CONFIG_BAUDRATE 115200
#undef CONFIG_DEBUG_UART
#define CONFIG_DEBUG_UART
#endif
#endif

/*Define CONFIG_ZYNQMP_EEPROM here and its necessaries in u-boot menuconfig if you
had EEPROM memory. */
#if define CONFIG_ZYNQMP_EEPROM
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
#define CONFIG_CMD_EEPROM
#define CONFIG_ZYNQ_EEPROM_BUS 5
#define CONFIG_ZYNQ_GEM_EEPROM_ADDR 0x54
#define CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET 0x20
#endif
```

21 [https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart](https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart)
9.3 Device Tree

```
#include/ "system-conf.dtsi"
{
};

/* SDIO */
&sdhci1 {
  disable-wp;
  no-1-8-v;
};

/* ETH PHY */
&gem3 {

  status = "okay";
  ethernet_phy0: ethernet-phy0 {
    compatible = "marvell,88e1510";
    device_type = "ethernet-phy";
    reg = <1>;
  }
};

/* USB 2.0 */
&dwc3_0 {

  status = "okay";
  dr_mode = "host";
  maximum-speed = "high-speed"
  /delete-property/phy-names;
  /delete-property/phys;
  /delete-property/snps,usb3_lpm_capable;
};

/* QSPI PHY */
&qspi {

  #address-cells = <1>;
  #size-cells = <0>;
  status = "okay";

  flash0: flash0 {
    compatible = "jedec,spi-nor";
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <1>;
  }
};

/* DMA not used: Reduce error messages on linux. */

&lpd_dma_chan1 {

  status = "disabled";
};
```
&lpd_dma_chan2 {
    status = "disabled";
};
&lpd_dma_chan3 {
    status = "disabled";
};
&lpd_dma_chan4 {
    status = "disabled";
};
&lpd_dma_chan5 {
    status = "disabled";
};
&lpd_dma_chan6 {
    status = "disabled";
};
&lpd_dma_chan7 {
    status = "disabled";
};
&lpd_dma_chan8 {
    status = "disabled";
};

9.4 Kernel

Deactivate:

- CONFIG_CPU_IDLE (only needed to fix JTAG Debug issue)
- CONFIG_CPU_FREQ (only needed to fix JTAG Debug issue)

9.5 Rootfs

Activate:

- i2c-tools

9.6 Applications

9.6.1 startup

Script App to load init.sh from SD Card if available.

See: \os\petalinux\project-spec\meta-user\recipes-apps\startup\files
10 Additional Software

10.1 SI5338

Download ClockBuilder Desktop for SI5338

1. Install and start ClockBuilder
2. Select SI5338
3. Options → Open register map file
   Note: File location <design name>/misc/Si5338/RegisterMap.txt
4. Modify settings
5. Options → save C code header files
6. Replace Header files from FSBL template with generated file

22 https://www.silabs.com/products/development-tools/software/clock
11 Appx. A: Change History and Legal Notices

11.1 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

<table>
<thead>
<tr>
<th>Date</th>
<th>Document Revision</th>
<th>Authors</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018-10-31</td>
<td>v.42 (see page 6)</td>
<td>John Hartfiel</td>
<td>• Update Design files for 2GB variants</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• rebuilt petalinux for optional init script</td>
</tr>
<tr>
<td>12.09.2018</td>
<td>v.41</td>
<td>John Hartfiel</td>
<td>• Update Design files for 2GB variants</td>
</tr>
<tr>
<td>11.07.2018</td>
<td>v.40</td>
<td>John Hartfiel</td>
<td>• add notes to ES1</td>
</tr>
<tr>
<td>06.07.2018</td>
<td>v.38</td>
<td>John Hartfiel</td>
<td>• 2018.2 release finished</td>
</tr>
<tr>
<td>19.06.2018</td>
<td>v.34</td>
<td>John Hartfiel</td>
<td>• Design Files Update</td>
</tr>
<tr>
<td>13.02.2018</td>
<td>v.29</td>
<td>John Hartfiel</td>
<td>• Design Files Update</td>
</tr>
<tr>
<td>2018-02-06</td>
<td>v.27</td>
<td>John Hartfiel</td>
<td>• Design Files Update</td>
</tr>
<tr>
<td>2018-01-29</td>
<td>v.26</td>
<td>John Hartfiel</td>
<td>• Update Known Issues</td>
</tr>
<tr>
<td>2018-01-24</td>
<td>v.25</td>
<td>John Hartfiel</td>
<td>• Release 2017.4</td>
</tr>
<tr>
<td>2018-01-10</td>
<td>v.24</td>
<td>John Hartfiel</td>
<td>• Update Known Issues</td>
</tr>
<tr>
<td>2017-12-20</td>
<td>v.23</td>
<td>John Hartfiel</td>
<td>• Typo correction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Update HW Module Table Description</td>
</tr>
<tr>
<td>2017-11-21</td>
<td>v.19</td>
<td>John Hartfiel</td>
<td>• Design Update</td>
</tr>
<tr>
<td>2017-11-20</td>
<td>v.18</td>
<td>John Hartfiel</td>
<td>• Design Update</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Add Variants with 128MB Flash</td>
</tr>
</tbody>
</table>

23 https://wiki.trenz-electronic.de/display/~j.hartfiel
<table>
<thead>
<tr>
<th>Date</th>
<th>Document Revision</th>
<th>Authors</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2017-11-13</td>
<td>v.16</td>
<td>John Hartfiel</td>
<td>• Update Carrier sections</td>
</tr>
<tr>
<td>2017-11-06</td>
<td>v.15</td>
<td>John Hartfiel</td>
<td>• Typo corrected</td>
</tr>
<tr>
<td>2017-10-23</td>
<td>v.13</td>
<td>John Hartfiel</td>
<td>• Update Key Features section • Style Update Additional Software section</td>
</tr>
<tr>
<td>2017-10-19</td>
<td>v.9</td>
<td>John Hartfiel</td>
<td>• Release 2017.2</td>
</tr>
<tr>
<td>2017-09-11</td>
<td>v.1</td>
<td>John Hartfiel</td>
<td>Initial release</td>
</tr>
<tr>
<td>All</td>
<td></td>
<td>John Hartfiel</td>
<td></td>
</tr>
</tbody>
</table>

11.2 Legal Notices

11.3 Data privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

11.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

11.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

24 https://wiki.trenz-electronic.de/display/~j.hartfiel
25 https://wiki.trenz-electronic.de/display/~j.hartfiel
11.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

11.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

11.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

11.9 REACH, RoHS and WEEE

**REACH**

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH²⁶. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List²⁷ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)²⁸.

**RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

**WEEE**


Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential

²⁷ [https://echa.europa.eu/candidate-list-table](https://echa.europa.eu/candidate-list-table)
effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.