Single FMC Commercial Baseboard Snap
TEB0911 - I2C System

Date: 2017-05-14
Copyright: Trenz Electronic GmbH
Page 35 of 58

Title: TEB0911 - I2C System
A4 Number: TEB0911 ZU9EG1E Rev. 02
Filename: I2C_system.schdoc
Title: TEB0911 - POWER

Number: TEB0911 ZU9EG1E

Date: 2017-05-14

Copyright: Trenz Electronic GmbH / TT

Page 49 of 58

Filename: POWER_MGTPS.schdoc
In case using R289 remove R282 and U94.
REV01:

1. 2 CPLDs replaced with LCMXO2-7000HC-4FG484C (U27)
2. Single SFP connector removed. MGT lanes B129, TX/RX, connected to FMC F
3. DCDC U45 (power supply of 2xSFP and 1xSFP connectors) removed. 2xSFP powered by U11.
4. HDMI lane B505, TX2 connected to DP1_Tx and lane B505, TX3 to DP0_Tx.
5. Supervisor U69 TPS3106E33 replaced with TPS3106E09
6. U17 (S5345): IN_SEL0'1 disconnected from CPLD and connected to GND
7. Added new clock source U57 (SDIO08AI-73-XXX-25.000000E). Connected to CPLD. Not fitted
8. 12C pull-ups R154/R155: changed from 4.7k to 1.5kOhm
9. FAN: R285, R330, R260 changed to 27k (F*SENSE)
10. Added fuse F2 (4A). Fuse F1 (1.85A) “not fitted”
11. C54 (PWR_IN, 24V/GND) deleted
12. Removed clock loop-back OUT9PN - IN2PN (U17, S5345)
13. OUT7 (P) of U17 (clock source S5345) connected to CPLD U27 Bank 5.
14. Signal SD Card detect SD_CD connected to CPLD. MIO45 connected to CPLD
15. Signals FMC*_PG_C2M(M2C) pulled-up to 3.3VSB (was FMC*_3V3)
16. CLK_OUT U15 (USB PHY), serial resistor value R13 changed from 33 to 0 Ohm
17. EN5311Q1: Cout value changed from 22nF to 10nF
18. ROM optimization
19. Added connections from CPLD to FMC A and F (x_LA06_SC - x_LA33_SC)
20. Net EN_VCCINT connected also to DCDC U31 (5V_SYS_PLL) and U46 (5V_SYS_PS)
21. Added 2 24F EEPROM (U45/U43)
22. Added power-up sequencing
23. MIO6 connected to CPLD
24. Signals EN_SFP was renamed to EN_SFP, 12V_FMC was renamed to 12V_FMC_A,
    FMC12V_PG to FMCAF_12V_PG
25. Nets names F_LA02/03/04 was swapped.