

1 Introduction

The TE03xx product family comes with some reference designs built using Xilinx EDK version 10.1.03 or superior.

- DMA reference design;
- MPMC4 reference design;
- OPB reference design.




Figure 1: Trenz Electronic TE0300-01 reference architecture.

2 Reference Architecture

The Xilinx FPGA itself on the Trenz Electronic TE03xx family by default is blank and has no architecture. To define an FPGA functionality, a logic architecture should be defined and loaded into the device. The reference design system was built using Xilinx Embedded Development Kit (EDK). Basically, it is an embedded system with a MicroBlaze 32-bit soft microprocessor. The MicroBlaze initializes and sets up the system. The XPS_I2C_SLAVE block sends commands coming from the USB bus towards the MicroBlaze processor (low speed communication channel). The horsepower for high bandwidth data streaming is a Multiport Memory Controller (MPMC). A custom-built DMA (direct memory access) engine (XPS_NPI_DMA) streams data between multiple sources and external RAM simultaneously. Standard EDK cores are used to implement a serial interface (XPS_UARTLITE), an SPI FLASH interface (XPS_SPI), a timer / counter block (XPS_TIMER) and an interrupt controller (XPS_INTC).

When data is sent from the USB-host to the TE03xx family USB high-speed endpoint (high speed communication channel), it is automatically stored into the RAM by the DMA at a specified buffer location. The reference design software running on the MicroBlaze verifies the transferred data at the end of transmission and sends to the USB host a notification about the data test (pass/fail).

When data is sent from the TE03xx family USB high-speed endpoint to the USB-host, it is automatically fetched from the RAM via the DMA engine and forwarded to the XPS_FX2 core in 1 kB packets. Microblaze does the throttling to prevent XPS_FX2 TX FIFO overflow.

3 Custom Logic Blocks

The instructions contained in this document can be applied to all reference designs. Besides standard IP cores, they contain three custom IP cores:

- XPS_NPI_DMA
- XPS_FX2
- XPS_I2C_SLAVE

XPS_NPI_DMA is a high speed DMA (direct memory access) engine which connects to the MPMC (Multi-Port Memory Controller) VFBC (Video Frame Buffer Controller) port. It enables high speed data streaming to/from external memory (DDR SDRAM). It can be controlled by a processor using 6 x 32-bit memory mapped registers attached to the PLB (peripheral local bus). For more information about registers, see the Xilinx MPMC Product Specification (mpmc.pdf), "Video Frame Buffer Controller PIM" section .

XPS_FX2 is a logic block for high speed bidirectional communication between the FPGA and a host PC. It contains two 2 kB FIFOs for data buffering. For more information about the 5 x 32-bit memory mapped registers see the

```
#project_root#\pcores\xps_fx2_v1_00_a\doc.
```


XPS_I2C_SLAVE is a logic block for low speed bidirectional communication between the FPGA and a host PC. It is usually used for command, settings and status communication. It contains 6 x 32-bit memory mapped registers:

- 3 for PC -> FPGA communication (FX2MB regs)
- 3 for FPGA -> PC communication (MB2FX2 regs)

When the PC sends commands to the Microblaze (MB) soft embedded processor, an interrupt is triggered. When the MB writes data to MB2FX2_reg0, the interrupt (INT0) is sent to the Cypress EZ-USB FX2LP USB microcontroller. When the FX2 microcontroller receives an interrupt, it reads all MB2FX2 regs.

4 Building the project

Open the project by double-clicking on the *system.xmp* file. The Xilinx Platform Studio is opened. To compile the project press the "Download Bitstream to the FPGA" button.



```

1  -- dcm_ddr_wrapper.vhd
2
3
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6
7  library UNISIM;
8  use UNISIM.VCOMPONENTS.ALL;
9
10 library dcm_module_v1_00_c;
11 use dcm_module_v1_00_c.all;
12
13 entity dcm_ddr_wrapper is
14     port (
15         RST : in std_logic;
16         CLRIN : in std_logic;
17         CLREF : in std_logic;
18         PSEN : in std_logic;
19         PSINCDEC : in std_logic;
20         PSCLK : in std_logic;
21         RDSSEN : in std_logic;
22         CLR0 : out std_logic;
23         CLR90 : out std_logic;
24         CLR180 : out std_logic;
25         CLR270 : out std_logic;
26         CLR9V : out std_logic;
27         CLR2X : out std_logic;

```

The HW implementation usually takes some time. The FX2 microcontroller on the TE03xx family should contain valid firmware before proceeding. If the FX2 microcontroller has not been programmed before, please follow the instructions in the TE03xx family User Manuals.

If you are sure that the FX2 microcontroller connected properly, you can connect to the TE0300 module with a JTAG adapter cable. We recommend using the Xilinx Platform Cable USB. Then connect the TE03xx module to a USB cable.

If the HDL design was successfully implemented and downloaded to the TE03xx family module, you can proceed to compile the MB software. Press the "build all user applications" button.

```

3/TE0300_v0.8.0.0/system.xmp - [test_hw.c]
Simulation Window Help
7 * Description : Main Program
8 * Notes :
9 *****
10 #define TEST_BYTES 2*1024*1024
11
12
13 #include "xparameters.h"
14 #include "xutil.h"
15 #include "xgpio_1.h"
16 #include "xps_i2c_slave.h"
17 #include "xps_fx2.h"
18
19 //*****
20
21 void cycsleep(Xuint32 Cycles){
22     for(Cycles=Cycles; Cycles>0 ;Cycles--);
23 }
24
25 int main (void) {
26
27     int LED;

```

When both applications (*hw_test* and *demo*) are compiled, you can click on the "Start XMD" button to download the *hw_test* application and open a UART terminal.

```

v0.8.0.0/system.xmp - [test_hw.c]
Window Help
7 * Description : Main Program
8 * Notes :
9 *****
10 #define TEST_BYTES 2*1024*1024
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

Before running the *demo* application, open the `#project_root#\xmd.ini` file:

1. `rst`
2. `dow sw/test_hw.elf`
3. `#dow sw/demo.elf`
4. `run`
5. `terminal -jtag_uart_server 4321`


To run the *demo* application

- uncomment line 3 (remove "#")
- comment line 2 (add "#" as first character)
- save *xmd.ini*.
- type "exit" in XMD command window
- restart XMD by clicking again the "Start XMD" button in the XPS toolbar.


With this application, you can test the PC ↔ FPGA communication using a provided API.

If you want to input some characters to the XMD UART, then open some terminal emulators, such as Microsoft / Hilgraeve HyperTerminal (usually included in Windows START MENU / All programs / Accessories / Communications / Hyper Terminal). Connect using the following settings:


- No Host address
- Port Number: 4321
- TCP/IP connection type



Note: To use the *demo* project without the XMD UART, you need to use "RS232" instead of "debug_module" as standard in/out port. Otherwise the application running on the Microblaze processor freezes if you disconnect the XMD. To accomplish that you need to set up the Microblaze "Software Platform Settings".



In the dialog window select "OS and libraries" in the left window and pick "RS232" as a stdout and stdin interface. Then rebuild the software and download again the project to the FPGA.



The UART is then redirected to external pins, which are defined in the *data/system.ucf* file. The following snippet shows the case of the TE0300 series modules:

```
#### Module RS232 constraints
```

```
Net fpga_0_RS232_RX_pin LOC=B13;
Net fpga_0_RS232_TX_pin LOC=B14;
```

Please refer to Table 1 for other module series relevant to this application note.

TE series	RS232_RX FPGA ball	RS232_RX module pin	RS232_TX FPGA ball	RS232_TX module pin
TE0300	R6	J5-29	P6	J5-31
TE0320	V17	J5-IO18	W17	J5-IO19
TE0630	Y7	J5-29	AB7	J5-31
TE0304		J1-3		J1-2
TE0323	J4-35	J4-35	J4-37	J4-37
host (PC)		TX		RX

Table 1: location of UART pins examples.

The UART settings are:

- bits per seconds: 115,200
- data bits: 8
- parity: none
- stop bits: 1
- flow control: none (otherwise you will not be able to enter commands)

The UART port will output something of tis kind:

```
--Entering main TE0300 DEMO ver 0x07010218--
```

```
Setting up Interrupt Controller:
```

```
  Initialize exception handling
  Register external interrupt handler
  Register I2C_SLAVE interrupt handler
  Enable interrupts in the interrupt controller
  Start the interrupt controller
```


```
Enabling and initializing instruction cache
```

```
Enabling and initializing data cache
```


```
Type:
```

```
'a' RAM test
'f' RAM Ftest
'c' toggles caching
'g' prints switches state and board revision
't' starts TX transmission
'r' starts RX transmission
's' stops all transmissions
'm' for the redraw menu
```

MicroBlaze will work even in case the UART port is left unconnected.



Sample UART to USB virtual COM port converter.



Sample UART to USB virtual COM port converter: signal detail.

5 Porting to different modules

The supplied reference designs were built for TE0300-01 which uses a 125MHz oscillator and a Spartan-3E XC3S1200E-4FG320 FPGA. Other module assembly versions are listed in Table 2.


module version	kilo gates	env.	clock [MHZ]	memory (DDR SDRAM)
TE0300-01	1200	Com	125	Qimonda HYB25DC512160CF-6
TE0300-01M	1200	Com	125	Micron MT46V32M16BN-6:F
TE0300-01B	1600	Com	125	Qimonda HYB25DC512160CF-6
TE0300-01BM	1600	Com	125	Micron MT46V32M16BN-6:F
TE0300-01BLP	1600	Com	100	Qimonda HYB25DC512160CF-6
TE0300-01BMLP	1600	Com	100	Micron MT46V32M16BN-6:F
TE0300-01I	1200	Ind	125	Micron MT46V32M16BN-6 IT:F
TE0300-01IBM	1600	Ind	125	Micron MT46V32M16BN-6 IT:F

Table 2: TE0300 assembly versions.


"Com" is "commercial grade" and "Ind" is "industrial grade"; 100 or 125 MHz are oscillator frequencies. MT46V32M16BN-6 IT:F is a Micron Technologies industrial DDR SDRAM memory, while the others are commercial ones.

To change the FPGA device

- open the project in Xilinx Platform Studio
- click on the "Project" tab
- under "Project Options" double click on "Device":




Select a suitable FPGA device:



The example shows the case of a Spartan-3E xc3s1200e (or xc3s1600e)/fg320/-4.

The DDR constraints are different for different device sizes. Otherwise you get timing / routing errors.

To change oscillator frequency, we advice you to manually edit *system.mhs*. You can open it by double clicking on "MHS File" under "Project Files":



Edit the input clock freq in Hz (100000000 or 125000000):

```
PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = DCMCLK, CLK_FREQ = 125000000
```

Adjust clock generator frequencies by replacing all "125" occurrences by 100 and all "500" occurrences by 625 or the other way around:

```

BEGIN clock_generator
  PARAMETER INSTANCE = clock_generator_0
  PARAMETER HW_VER = 2.01.a
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_CLKIN_FREQ = 125000000
  PARAMETER C_CLKOUT0_FREQ = 62500000
  PARAMETER C_CLKOUT0_PHASE = 0
  PARAMETER C_CLKOUT0_GROUP = NONE
  PARAMETER C_CLKOUT1_FREQ = 125000000
  PARAMETER C_CLKOUT1_PHASE = 0
  PARAMETER C_CLKOUT1_GROUP = NONE
  PARAMETER C_CLKOUT2_FREQ = 125000000
  PARAMETER C_CLKOUT2_PHASE = 90
  PARAMETER C_CLKOUT2_GROUP = NONE
  PARAMETER C_CLKIN_BUF = FALSE
  PARAMETER C_CLKOUT0_BUF = TRUE
  PARAMETER C_CLKOUT1_BUF = TRUE
  PARAMETER C_CLKOUT2_BUF = TRUE
  PORT CLKOUT0 = sys_clk_s
  PORT CLKOUT1 = DDR_SDRAM_mpmc_clk_s
  PORT CLKOUT2 = DDR_SDRAM_mpmc_clk_90_s
  PORT CLKIN = dcm_clk_s
  PORT LOCKED = clock_generator_locked
  PORT RST = net_gnd
END

```

Adjust memory controller parameters to appropriate values:

```

BEGIN mpmc
  PARAMETER INSTANCE = DDR_SDRAM
  PARAMETER HW_VER = 4.03.a
  PARAMETER C_NUM_PORTS = 3
  PARAMETER C_PIM0_BASETYPE = 1
  PARAMETER C_PIM1_BASETYPE = 1
  PARAMETER C_MEM_PARTNO = HYB25D512160BF-6 (or MT46V32M16-6)
  PARAMETER C_MEM_DATA_WIDTH = 16
  PARAMETER C_MEM_TYPE = DDR
  PARAMETER C_XCL0_WRITEXFER = 0
  PARAMETER C_PIM2_BASETYPE = 6
  PARAMETER C_MPMC_CLK0_PERIOD_PS = 8000 (or 10000)
  PARAMETER C_MPMC_BASEADDR = 0x1C000000
  PARAMETER C_MPMC_HIGHADDR = 0x1FFFFFFF
  PARAMETER C_PIM2_DATA_WIDTH = 32

```


Adjust also UARTLITE system clock frequency (if you need UART on external pins of course):

```

BEGIN xps_uartlite
  PARAMETER INSTANCE = RS232
  PARAMETER HW_VER = 1.00.a
  PARAMETER C_SPLB_CLK_FREQ_HZ = 6250000
  PARAMETER C_BAUDRATE = 115200
  PARAMETER C_ODD_PARITY = 0
  PARAMETER C_USE_PARITY = 0
  PARAMETER C_BASEADDR = 0x84000000
  PARAMETER C_HIGHADDR = 0x8400ffff
  BUS_INTERFACE SPLB = mb_plb
  PORT RX = fpga_0_RS232_RX
  PORT TX = fpga_0_RS232_TX
  PORT Interrupt = RS232_Interrupt
END

```

That is all. Then download the bitstream file to the FPGA:



```

1  -----
2  2  -- dcm_ddr_wrapper.vhd
3
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6
7  library UNISIM;
8  use UNISIM.VCOMPONENTS.ALL;
9
10 library dcm_module_v1_00_c;
11 use dcm_module_v1_00_c.all;
12
13 entity dcm_ddr_wrapper is
14 port (
15     RST : in std_logic;
16     CLKIN : in std_logic;
17     CLKEF : in std_logic;
18     PSEN : in std_logic;
19     PSINCDEC : in std_logic;
20     PSCLR : in std_logic;
21     DSSEN : in std_logic;
22     CLK0 : out std_logic;
23     CLK90 : out std_logic;
24     CLK180 : out std_logic;
25     CLK270 : out std_logic;
26     CLK9V : out std_logic;
27     CLK2X : out std_logic;

```

6 Revision History

Rev	Date	Who	Description
1.00	2009-06-22	FDR	Created
1.01	2009-10-20	FDR	Extended references to TE03xx family
1.02	2009-10-23	FDR	Generalized description about UCF file
1.03	2009-10-23	FDR	Now the reference designs do not need to be modified to work with any of the boards.
2.00	2010-03-09	FDR	Applied new template. Extended UART information.
2.01	2011-04-06	FDR	Improved UART information
2.02	2012-04-18	AIK	Added TE0630 UART information