







Regarding the usage of our schematics and alike documentation for Trenz module .

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0715 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title: TE0715 - Legal Notices Modules		
	A4	Number: TE0715 51I33-L	Rev. 05
	Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 1 of 20
	Filename: Legal Notices Modules.SchDoc		

TE0715-05




Title: TE0715 - System Overview		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 2 of 20
Filename: Overview.SchDoc		




1		2		3		4																			
A	<table><thead><tr><th>REV</th><th>Description</th><th></th></tr></thead><tbody><tr><td>-01</td><td>Initial revision</td><td></td></tr><tr><td>-02</td><td></td><td></td></tr><tr><td>-03</td><td></td><td></td></tr><tr><td>-04</td><td></td><td></td></tr><tr><td>-05</td><td>1. Revised power supply circuit: replaced obsolete parts U1, U2, U3,U8,U24, Q1 2. Added power supervisor BD39040MUF (U25). Signal PG_DDR_PWR renamed to PG_All (U25) and connected to system controller (U26.27) 3. Signal MIO8 (U5.E18) connected to system controller (U26.8) 4. Power supervisor U23 connected to 3.3VIN power rail (was 3.3V). Added protection diode D5 to U23.3 (#MR input) 5. Revised quantity of decoupling capacitors regarding Xilinx Spec (UG933, v1.13.1) 6. Auxiliary information has been added on Overview, Power_diagram, Legal_Notices pages 7. PCB: Revised layout of power supplies 8. PCB: Revised layout of Samtec B2B signals. The length of the tracks has been changed. Pinout of Samtec B2B connectors not affected 9. SCH & PCB: Full LIB update</td><td>VT</td></tr></tbody></table>						REV	Description		-01	Initial revision		-02			-03			-04			-05	1. Revised power supply circuit: replaced obsolete parts U1, U2, U3,U8,U24, Q1 2. Added power supervisor BD39040MUF (U25). Signal PG_DDR_PWR renamed to PG_All (U25) and connected to system controller (U26.27) 3. Signal MIO8 (U5.E18) connected to system controller (U26.8) 4. Power supervisor U23 connected to 3.3VIN power rail (was 3.3V). Added protection diode D5 to U23.3 (#MR input) 5. Revised quantity of decoupling capacitors regarding Xilinx Spec (UG933, v1.13.1) 6. Auxiliary information has been added on Overview, Power_diagram, Legal_Notices pages 7. PCB: Revised layout of power supplies 8. PCB: Revised layout of Samtec B2B signals. The length of the tracks has been changed. Pinout of Samtec B2B connectors not affected 9. SCH & PCB: Full LIB update	VT	A
REV	Description																								
-01	Initial revision																								
-02																									
-03																									
-04																									
-05	1. Revised power supply circuit: replaced obsolete parts U1, U2, U3,U8,U24, Q1 2. Added power supervisor BD39040MUF (U25). Signal PG_DDR_PWR renamed to PG_All (U25) and connected to system controller (U26.27) 3. Signal MIO8 (U5.E18) connected to system controller (U26.8) 4. Power supervisor U23 connected to 3.3VIN power rail (was 3.3V). Added protection diode D5 to U23.3 (#MR input) 5. Revised quantity of decoupling capacitors regarding Xilinx Spec (UG933, v1.13.1) 6. Auxiliary information has been added on Overview, Power_diagram, Legal_Notices pages 7. PCB: Revised layout of power supplies 8. PCB: Revised layout of Samtec B2B signals. The length of the tracks has been changed. Pinout of Samtec B2B connectors not affected 9. SCH & PCB: Full LIB update	VT																							
B							B																		
C							C																		
D	 <table><tr><td colspan="3">Title: TE0715 - Revision History</td></tr><tr><td>A4</td><td>Number: TE0715 51I33-L</td><td>Rev. 05</td></tr><tr><td>Date: 2022-03-14</td><td>Copyright: Trenz Electronic GmbH</td><td>Page 3 of 20</td></tr><tr><td colspan="3">Filename: Revision Changes.SchDoc</td></tr></table>						Title: TE0715 - Revision History			A4	Number: TE0715 51I33-L	Rev. 05	Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 3 of 20	Filename: Revision Changes.SchDoc			D						
Title: TE0715 - Revision History																									
A4	Number: TE0715 51I33-L	Rev. 05																							
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 3 of 20																							
Filename: Revision Changes.SchDoc																									
1		2		3		4																			

Power-on sequencing:



Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VCCIO13	IN	1.2 - 3.3V	+/-3%	HR IO Bank13	-
VCCIO34	IN	1.2 - 3.3V	+/-3%	HR IO Bank34	for XC7Z012/XC7Z015
VCCIO34	IN	1.2 - 1.8V	+/-3%	HP IO Bank34	for XC7Z030
VCCIO35	IN	1.2 - 3.3V	+/-3%	HR IO Bank35	for XC7Z012/XC7Z015
VCCIO35	IN	1.2 - 1.8V	+/-3%	HP IO Bank35	for XC7Z030
VBAT_IN	IN	3.0V	+/-3%	RTC	-
1.8V	OUT	1.8V	+/-3%	Power for Carrier	-
3.3V	OUT	3.3V	+/-3%	Power for Carrier	-
DDR_PWR	OUT	1.35V	+/-3%	Power for Carrier	-




Title: TE0715 - Power Diagram		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 4 of 20
Filename: Power Diagram.SchDoc		

Special notes:


FPGA-MISC	FPGA-POWER
FPGA-MISC.SchDoc	FPGA-POWER.SchDoc
B13	DDR3-RAM
B13.SchDoc	DDR3-RAM.SchDoc
B34	B2B_Connector
B34.SchDoc	B2B_Connector.SchDoc
B35	Clock
B35.SchDoc	Clock.SchDoc
MIO-BANKS	ETH-PHY
MIO-BANKS.SchDoc	ETH-PHY.SchDoc
MGT	USB-PHY
MGT.SchDoc	USB-PHY.SchDoc
DDR-BANK	POWER
DDR-BANK.SchDoc	POWER.SchDoc
	POWER_2
	POWER_2.SchDoc

Mount.Hole 3.2mmMount.Hole 3.2mm




GND GND

Mount.Hole 3.2mmMount.Hole 3.2mm



GND GND

FIDU-DOT - mini FIDU-DOT - mini



PM1 PM2
FIDU-DOT - mini FIDU-DOT - mini



PM4 PM5
FIDU-DOT - mini FIDU-DOT - mini



PM6 PM3

Serial
Serial
Serialnumber 6,3 x 6.3mm



Title: TE0715 - Overview		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 5 of 20
Filename: TE0715.SchDoc		

Assembly variant: 51I33-L
Created by: VT
Modified by: VT
Modified at: 2022-02-21

1

2

3

4

B13 48 IO, 24 LVDS Pairs
MIO0 8 IO, 3.3V
MIO1 6 IO 1.8V
ETH MDI Copper

NOTE: B34 and B35 are HP Banks in 7030 Assembly with max 1.8V I/O Voltage

B34 16 IO, 8 LVDS Pairs
USB OTG ETH SGMII
PLL CLK IN
GT CLK IN
GTP/GTX 4 Lanes

B34 18 IO, 9 LVDS Pairs
B35 48 IO, 24 LVDS Pairs
B35 2 IO

A

A

B


B


C

C



D

D








Title: TE0715 - FPGA_B12		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 8 of 20
Filename: B13.SchDoc		



Title: TE0715 - FPGA_B34		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 9 of 20
Filename: B34.SchDoc		









1

2

3

4




Title: TE0715 - ETH_PHY		
A4	Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 16 of 20
Filename: ETH-PHY.SchDoc		

1


2

3

4



		Title: TE0715 - USB_PHY	
		A4 Number: TE0715 51I33-L	Rev. 05
Date: 2022-03-14		Copyright: Trenz Electronic GmbH	
Filename: USB-PHY.SchDoc		Page 17 of 20	







1

2

3

4



Title:

TE0715 - Power

A4

Number: TE0715
51I33-L

Rev.

05

Date: 2022-03-14

Copyright: Trenz Electronic GmbH

Page 19 of 20





Filename: POWER.SchDoc

1

2

3

4



	Title: TE0715 - Power		
	A4	Number: TE0715 51I33-L	Rev. 05
	Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 20 of 20
	Filename: POWER_2.SchDoc		