

1

2

3

4

U_USB-PHY
USB-PHY.SchDoc

U_ETH-PHY
ETH-PHY.SchDoc

U_B_HD
B_HD.SchDoc

U_B64
B64.SchDoc

U_B65
B65.SchDoc

U_B66
B66.SchDoc

U_CONFIG
CONFIG.SchDoc

U_B_MIO
B_MIO.SchDoc

U_B_PS_GT
B_PS_GT.SchDoc

U_CLK
CLK.SchDoc

U_B2B-Connectors
B2B-Connectors.SchDoc

U_eMMC
eMMC.SchDoc

U_PS_DDR
PS_DDR.SchDoc

U_ZU_POWER
ZU_POWER.SchDoc

U_ZU_PS_POWER
ZU_PS_POWER.SchDoc






U_DDR4-RAM_2
DDR4-RAM_2.SchDoc

U_DDR4-RAM
DDR4-RAM.SchDoc

U_POWER
POWER.SchDoc

U_POWER_1
POWER_1.SchDoc

Serial
Serial
Serialnumber 6,3 x 6.3mm



Assembly variant	2BI21FL
Created by	VY
Modified by	VY
Modified at	2020-05-04
SVN Revision	8646

		Title: TE0820	
		A4	Number: TE0820 2BI21FL
Date: 2018-03-28	Copyright: 2015 Trenz Electronic GmbH	Rev. 03	Page 1 of 21
Filename: TE0820.SchDoc			

1

2

3

4

A

B

C


D

A


B


C

D



Title: TE0820 - Config		
A4	Number: TE0820 2BI21FL	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT	
Filename: CONFIG.SchDoc		Page 3 of 21





Title: TE0820 - B64		
A4	Number: TE0820 2BI21FL	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT	
Filename: B64.SchDoc		Page 5 of 21

1

2

3


4

A

B

C

D



Title: TE0820 - B65			
A4	Number: TE0820 2BI21FL	Rev. 03	
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT		Page 6 of 21
Filename: B65.SchDoc			

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



		Title: TE0820 - B66	
		A4	Number: TE0820 2BI21FL
		Date: 2018-03-28	Rev. 03
		Copyright: Trenz Electronic GmbH / TT	Page 7 of 21
Filename: B66.SchDoc			

1

2

3

4

1

2

3

4

A

A

B


B

C



C

D



D




Title: TE0820 - MIO Banks			
A4	Number: TE0820 2BI21FL		Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT		Page 8 of 21
Filename: B MIO.SchDoc			




Title: TE0820 - PS_DDR			
A4	Number: TE0820 2BI21FL		Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT		Page9 of 21
Filename: PS_DDR.SchDoc			




		Title: TE0820 - PS_GT	
		A4 Number: TE0820 2BI21FL	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT		Page 10 of 21
Filename: B_PS_GT.SchDoc			




		Title: TE0820 - ZU_POWER		
		A4	Number: TE0820 2BI21FL	Rev. 03
		Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT	Page 11 of 21
		Filename: ZU_POWER.SchDoc		



		Title: TE0820 - ZU_PS_POWER	
		A4 Number: TE0820 2BI21FL	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT		Page 12 of 21
Filename: ZU_PS_POWER.SchDoc			



		Title: TE0820 - CLK	
		A4	Number: TE0820 2BI21FL
Date: 2018-03-28	Copyright: 2015 Trenz Electronic GmbH		Rev. 03
Filename: CLK.SchDoc		Page 13 of 21	





1

2

3

4







Title: TE0820 - DDR4_2_RAM		
A4	Number: TE0820 2BI21FL	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT	Page 15 of 21
Filename: DDR4-RAM_2.SchDoc		

1

2

3

4








1

2

3

4





Title: TE0820 - Eth_PHY			
A4	Number: TE0820 2BI21FL	Rev. 03	
Date: 2018-03-28	Copyright: 2015 Trenz Electronic GmbH		Page 17 of 21
Filename: ETH-PHY.SchDoc			

1

2

3

4



		Title: TE0820 - POWER_1	
		A4	Rev. 03
Date: 2018-03-28	Copyright: Trenz Electronic GmbH / TT	Number: TE0820 2BI21FL	Page 20 of 21
Filename: POWER_1.SchDoc			

1

2

3

4

A

CHANGES REV01 to REV02

1) Added MAC EEPROM (slave address:)

2) LJB components update

3) Fixed SD Card connection

4) Fixed sense connection from DCDC

5) Made correct power connection for VCU (removed DCDC, added resistors and caps like as Xilinx recommended)

6) Added resistors for variants (ZU+ with/without VCU)

7) Added termination resistors (240R) to VRP pins fro all HP-banks

B

CHANGES REV02 to REV03

1) Fixed VCU connection: add additional DCDC (0.9V)

2) LJB components update

3) Change package 1K resistors (0402 -> 0201)

4) Added LEDs (1x user LED, 1x LED for ERR_STATUS, 1xLED for ERR_OUT)

5) Change obsolete 2xSPI Flash (256MBit) -> 2xSPI Flash (512MBit)

6) Added additional DCDCs (PL_VCCINT_IO, PS_FP0V85)

7) Changed DCDC (U5) 6A (optional 4A)

Design Note Number: DN-20200904 (<https://wiki.trenz-electronic.de/display/PD/Design+Note+TE0820-03+with+Video+Codec+++EV>)

The internal supply voltage for the video codec unit (VCU) is set via Resistors R38 and R39. For the above mentioned affected SoMs R38 is set to 40.2 kOhm resulting in a PL_VCU voltage of 1.0V. This is above the recommended operation specification.

Up to the issue date of this design note no adverse effects have been reported. For all serial numbers not mentioned under affected products R38 is 20 kOhm resulting in xilinx recommended 0.9V internal VCU voltage.

If your product is affected and revision is required please contact sales@trenz-electronic.de (subject = DN-20200904) for further instructions.

C

D