




- U_Power
Power.SchDoc
- U_FPGA_PWR
FPGA_PWR.SchDoc
- U_DDR3_RAM
DDR3_RAM.SchDoc
- U_FPGA_CFG_CLK
FPGA_CFG_CLK.SchDoc
- U_FPGA_B3
FPGA_B3.SchDoc
- U_FPGA_DDR3
FPGA_DDR3.SchDoc
- U_FPGA_B2
FPGA_B2.SchDoc
- U_FPGA_B0
FPGA_B0.SchDoc
- U_USB
USB.SchDoc
- U_B2B_Connectors
B2B_Connectors.SchDoc



Serial
Serial
Serialnumber 6,3 x 6,3mm

LOGO1
TE Logo PRINT Layer
LOGO PRINT





	Title: TE0630		
	A4	Number: TE630 TE0630-01I	Rev. 01
	Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT	Page1 of 11
	Filename: TE0630.SchDoc		

1




2

3


4





Title: TE0630 - B2B_Connectors			
A4	Number: TE630 TE0630-01I	Rev. 01	
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT		Page2 of 11
Filename: B2B_Connectors.SchDoc			




- 24MHZ1 TP22 Testpoint 0.8mm
- 24MHZ2 TP23 Testpoint 0.8mm
- SYSCLK TP24 Testpoint 0.8mm
- PROG TP29 Testpoint 0.8mm





		Title: TE0630 - FPGA_CFG_CLK	
		A4	Rev. 01
Date: 2015-10-01	Number: TE630 TE0630-011	Copyright: Trenz Electronic GmbH / TT	Page3 of 11
Filename: FPGA_CFG_CLK.SchDoc			




Title: TE0630 - FPGA_B0			
A4	Number: TE630 TE0630-011	Rev. 01	
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT		Page4 of 11
Filename: FPGA_B0.SchDoc			







S50-33 SPI_FLASH




CSO_B	TP16	Testpoint 0.8mm
CCLK	TP17	Testpoint 0.8mm
MOSI	TP18	Testpoint 0.8mm
MISO3	TP19	Testpoint 0.8mm
MISO2	TP20	Testpoint 0.8mm
MISO	TP21	Testpoint 0.8mm







Title: TE0630 - FPGA_B2		
A4	Number: TE630 TE0630-011	Rev. 01
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT	Page6 of 11
Filename: FPGA_B2.SchDoc		




Title: TE0630 - FPGA_B3			
A4	Number: TE630 TE0630-01I	Rev. 01	
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT		Page 7 of 11
Filename: FPGA_B3.SchDoc			



Title: TE0630 - FPGA_PWR			
A4	Number: TE630 TE0630-01I	Rev. 01	
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT		Page8 of 11
Filename: FPGA_PWR.SchDoc			



Bulk for 1. memory bank



Title: TE0630 - DDR3_RAM		
A4	Number: TE630 TE0630-01I	Rev. 01
Date: 2015-10-01	Copyright: Trenz Electronic GmbH / TT	Page9 of 11
Filename: DDR3_RAM.SchDoc		

A

A

B


B

C

C

D

D










1

2

3

4



Title: TE0630 - POWER

A4 Number: TE630
TE0630-011

Rev. 01

Date: 2015-10-01 Copyright: Trenz Electronic GmbH / TT Page 11 of 11

Filename: Power.SchDoc

1

2

3

4