



## TE0726 Zynqberry Demo1

Revision v.27

Exported on 2024-01-17

Online version of this document:

<https://wiki.trenz-electronic.de/pages/viewpage.action?pageId=216924345>

# 1 Table of Contents

---

1	Table of Contents.....	2
2	Table of Figures.....	4
3	Table of Tables .....	5
4	Overview.....	7
4.1	Key Features.....	7
4.2	Revision History .....	7
4.3	Release Notes and Known Issues .....	9
4.4	Requirements.....	10
4.4.1	Software .....	10
4.4.2	Hardware.....	11
4.5	Content.....	13
4.5.1	Design Sources.....	13
4.5.2	Additional Sources.....	13
4.5.3	Prebuilt.....	13
4.5.4	Download .....	14
5	Design Flow .....	15
6	Launch .....	17
6.1	Programming .....	17
6.1.1	Get prebuilt boot binaries .....	17
6.1.2	QSPI-Boot mode.....	17
6.1.3	SD .....	18
6.1.4	JTAG.....	18
6.2	Usage .....	18
6.2.1	Linux .....	18
7	System Design - Vivado.....	20
7.1	Block Design.....	20
7.1.1	PS Interfaces.....	20
7.2	Constraints .....	21
7.2.1	Basic module constraints .....	21
7.2.2	Design specific constraint.....	21
8	Software Design - Vitis .....	25
8.1	Application .....	25
8.1.1	zynq_fsbl .....	25
8.1.2	zynq_fsbl_flash .....	25
8.1.3	hello_te0726.....	25
8.1.4	u-boot .....	25
9	Software Design - PetaLinux.....	26
9.1	Config.....	26
9.2	U-Boot.....	26
9.3	Device Tree .....	26

9.4	Kernel.....	32
9.5	Rootfs.....	33
9.6	Applications.....	33
9.6.1	startup .....	33
9.6.2	rpicam.....	33
9.6.3	fbgrab .....	34
9.6.4	webfwu .....	34
10	Additional Software .....	35
11	Appx. A: Change History and Legal Notices .....	36
11.1	Document Change History.....	36
11.2	Legal Notices .....	37
11.3	Data Privacy.....	37
11.4	Document Warranty.....	37
11.5	Limitation of Liability.....	37
11.6	Copyright Notice .....	38
11.7	Technology Licenses.....	38
11.8	Environmental Protection .....	38
11.9	REACH, RoHS and WEEE .....	38

## 2 Table of Figures

---

Figure 1: Block Design .....	20
------------------------------	----

## 3 Table of Tables

---

Table 1: Design Revision History .....	7
Table 2: Known Issues.....	9
Table 3: Software .....	10
Table 4: Hardware Modules.....	11
Table 5: Hardware Carrier.....	12
Table 6: Additional Hardware.....	12
Table 7: Design sources .....	13
Table 8: Additional design sources .....	13
Table 9: Prebuilt files (only on ZIP with prebuilt content) .....	14
Table 10: PS Interfaces.....	20
Table 11: Document change history. ....	36



## 4 Overview

---

Zynq PS Design with Linux Example and Camera Demo.

Refer to <http://trenz.org/te0726-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- Vitis/Vivado 2020.2
- RPI Camera 1.3 or 2.1
- HDMI
- PetaLinux
- SD
- ETH
- USB
- I2C
- Special FSBL for QSPI programming

### 4.2 Revision History

---

Date	Vivado	Project Built	Authors	Description
2022-02-23	2020.2	TE0726-zynqberrydemo1_nop_rebuilt-vivado_2020.2-build_9_20220223125457.zip TE0726-zynqberrydemo1-vivado_2020.2-build_9_20220223125446.zip	Mohsen Chamanbaz/ John Hartfiel	<ul style="list-style-type: none"> <li>• add missing QSPI patch</li> </ul>
2021-10-06	2020.2	TE0726-zynqberrydemo1-vivado_2020.2-build_8_20211006090231.zip TE0726-zynqberrydemo1_nop_rebuilt-vivado_2020.2-build_8_20211006090249.zip	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• 2020.2 release</li> <li>• Audio hardware platform is changed. (Audio formatter, I2S transmitter and I2S receiver)</li> <li>• 0001-QSPI-s25fl127_8-2020_2.patch for restart</li> </ul>

Date	Vivado	Project Built	Authors	Description
2020-04-08	2019.2	TE0726-zynqberrydemo1-vivado_2019.2-build_10_20200408190958.zip TE0726-zynqberrydemo1_nop rebuilt-vivado_2019.2-build_10_20200408191010.zip	Mohsen Chamanbaz/ John Hartfiel	<ul style="list-style-type: none"> <li>• changes FSBL flash</li> </ul>
2020-03-25	2019.2	TE0726-zynqberrydemo1_nop rebuilt-vivado_2019.2-build_8_20200325081403.zip TE0726-zynqberrydemo1-vivado_2019.2-build_8_20200325081354.zip	Mohsen Chamanbaz/ John Hartfiel	<ul style="list-style-type: none"> <li>• script update</li> </ul>
2020-02-20	2019.2	TE0726-zynqberrydemo1_nop rebuilt-vivado_2019.2-build_5_20200214101503.zip TE0726-zynqberrydemo1-vivado_2019.2-build_5_20200214101453.zip	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• update with Vivado 2019.2</li> </ul>
2019-12-19	2018.3	te0726-zynqberrydemo1_nop rebuilt-vivado_2018.3-build_10_20200113150027.zip te0726-zynqberrydemo1-vivado_2018.3-	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• update with Vivado 2018.3</li> </ul>

Date	Vivado	Project Built	Authors	Description
		build_10_20200113150016.zip		
2018-11-20	2018.2	te0726-zynqberrydemo1_nop rebuilt-vivado_2018.2-build_03_20181120163954.zip te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939.zip	Oleksandr Kiyenko	<ul style="list-style-type: none"> <li>update petalinux with audio config</li> </ul>
2018-11-19	2018.2	te0726-zynqberrydemo1_nop rebuilt-vivado_2018.2-build_03_20181119110154.zip te0726-zynqberrydemo1-vivado_2018.2-build_03_20181119110059.zip	Oleksandr Kiyenko	<ul style="list-style-type: none"> <li>initial release</li> </ul>

**Table 1: Design Revision History**

## 4.3 Release Notes and Known Issues

Issues	Description	Workaround	To be fixed version
Flash Programming failed with 2020.2	Depending on Flash content Flash programming failed with provided fsbl_flash (Xilinx AR# 76051 <sup>1</sup> ) 2020.x version	<ul style="list-style-type: none"> <li>Option1:           <ul style="list-style-type: none"> <li>In case Flash is empty, use fsbl_flash on programming GUI</li> <li>In case Flash is programmed use normal fsbl on</li> </ul> </li> </ul>	---

<sup>1</sup> [https://support.xilinx.com/s/article/76051?language=en\\_US](https://support.xilinx.com/s/article/76051?language=en_US)

Issues	Description	Workaround	To be fixed version
		<p>programming GUI</p> <ul style="list-style-type: none"> <li>• Option2: use in both case fsbl_flash on programming GUI and Vivado LabTools 2018.3</li> </ul>	
FSBL/ Kernel Vivado 2020.2	Petalinux does not restart after first booting	use 0001-QSPI-s25fl127_8-2020_2.patch from test_board\os\petalinux\project-spec\meta-user\recipes-kernel\linux\linux-xlnx\	---
Error message during boot "memory reservation failed"	During boot message "ERROR: reserving fdt memory region failed (addr=1fc00000 size=400000)" occurs.	No workaround Camera is working, picture can be captured with fbgrab function	---

**Table 2: Known Issues**

## 4.4 Requirements

---

### 4.4.1 Software

---

Software	Version	Note
Vitis	2020.2	needed, Vivado is included into Vitis installation
PetaLinux	2020.2	needed

**Table 3: Software**

#### 4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).<sup>2</sup>

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
te0726-01	01_64MB	REV01	64MB LPDDR2	16MB	NA	NA	not included, user modifications are needed
te0726-03 R	r_128MB	REV03,REV 02	128MB DDR3L	16MB	NA	NA	not included, user modifications are needed
te0726-03 M*	m_512MB	REV03,REV 02	512MB DDR3L	16MB	NA	NA	
te0726-03-07S-1C	7s_512MB	REV03,REV 02	512MB DDR3L	16MB	NA	NA	
TE0726-03RJ	r_128MB	REV03,REV 02	128MB	16MB	NA	NA	not included, user modifications are needed
TE0726-03-41C74-Q	r_128MB	REV03,REV 02	128MB	16MB	NA	NA	not included, user modifications are needed
TE0726-03-41C74-R	r_128MB	REV03,REV 02	128MB	16MB	NA	NA	not included, user modifications are needed

<sup>2</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

<b>Module Model</b>	<b>Board Part Short Name</b>	<b>PCB Revision Support</b>	<b>DDR</b>	<b>QSPI Flash</b>	<b>EM MC</b>	<b>Others</b>	<b>Notes</b>
TE0726-03IM	mi_512MB	REV03,REV 02	512MB	16MB	NA	NA	
TE0726-03-11C64-A	7s_512MB	REV03,REV 02	512MB	16MB	NA	NA	
TE0726-03-41I64-A	mi_512MB	REV03,REV 02	512MB	16MB	NA	NA	
TE0726-03-41C64-A	m_512MB	REV03,REV 02	512MB	16MB	NA	NA	

**Table 4: Hardware Modules**

\* used as reference

Design supports following carriers:

<b>Carrier Model</b>	<b>Notes</b>
---	

**Table 5: Hardware Carrier**

Additional HW Requirements:

<b>Additional Hardware</b>	<b>Notes</b>
USB Power	Use USB2.0 or higher for power supply via USB
USB Cable	Connect to USB2 or better USB3 Hub for proper power supply over USB
Raspberry Pi Camera Rev 1.3 or Camera Rev 2.1	Beta implementation of REV2.1(not complete stable)
Monitor	DELL Model Number: U2412Mc

Additional Hardware	Notes
HDMI Cable	--

**Table 6: Additional Hardware**

## 4.5 Content

---

For general structure and of the reference design, see [Project Delivery - AMD devices](#)<sup>3</sup>

### 4.5.1 Design Sources

---

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
Vitis	<design name>/sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<design name>/os/ petalinux	PetaLinux template with current configuration

**Table 7: Design sources**

### 4.5.2 Additional Sources

---

Type	Location	Notes
init.sh	<design name>/misc/ init_script	Additional Initialization Script for Linux

**Table 8: Additional design sources**

### 4.5.3 Prebuilt

---

<sup>3</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices>

<b>File</b>	<b>File-Extension</b>	<b>Description</b>
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Table 9: Prebuilt files (only on ZIP with prebuilt content)**

#### 4.5.4 Download

---

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- TE0726 "Zynqberry Demo1" Reference Design<sup>4</sup>

---

<sup>4</sup> [https://shop.trenz-electronic.de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/special/TE0726/Reference\\_Design/2019.2/zynqberrydemo1](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/special/TE0726/Reference_Design/2019.2/zynqberrydemo1)

## 5 Design Flow

**⚠** Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools<sup>5</sup>](#)
- [Vivado Projects - TE Reference Design<sup>6</sup>](#)
- [Project Delivery.<sup>7</sup>](#)

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality<sup>8</sup>](#)

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

### \_create\_win\_setup.cmd/\_create\_linux\_setup.sh

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----
-----TE Reference Design-----
-----
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (g) Install Board Files from Xilinx Board Store (beta)
-- (a) Start design with unsupported Vivado Version (beta)
-- (x) Exit Batch (nothing is done!)
-----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.

5 <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDevelopmentTools-XilinxSoftware-BasicUserGuides>

6 <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

7 <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices>

8 <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices#ProjectDeliveryAMDdevices-Currentlylimitationsoffunctionality>

- (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guimode.cmd"

**⚠ Note:** Select correct one, see also [Vivado Board Part Flow](#)<sup>9</sup>

5. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

**run on Vivado TCL (Script generates design and export files into "\prebuilt\hardware\")**

```
\prebuilt\hardware\"")>
TE::hw_build_design -export_prebuilt
```

**ⓘ Using Vivado GUI is the same, except file export to prebuilt folder.**

6. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)<sup>10</sup>
  - use TE Template from "<project folder>\os\petalinux"
  - use exported .xsa file from "<project folder>\prebuilt\hardware\<short name>". **Note:** HW Export from Vivado GUI creates another path as default workspace.
  - The build images are located in the "<plnx-proj-root>/images/linux" directory
  - For 128MB and 64MB only: Netboot Offset must be reduced manually, see [Config](#) (see page 26)
7. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)<sup>11</sup>
8. Copy PetaLinux build image files to prebuilt folder
  - Copy **u-boot.elf**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder

**ⓘ "<project folder>\prebuilt\os\petalinux\<DDR size>" or "<project folder>\prebuilt\os\petalinux\<short name>"**

9. Generate Programming Files with Vitis

**run on Vivado TCL (Script generates applications and bootable files, which are defined in "test\_board\sw\_lib\apps\_list.csv")**

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start with TE Scripts on Vivado TCL)
```

**⚠** TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)<sup>12</sup>

<sup>9</sup> <https://wiki.trenz-electronic.de/display/PD/Vivado+Board+Part+Flow>

<sup>10</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

<sup>11</sup> <https://wiki.trenz-electronic.de/display/PD/Distro+Boot+with+Boot.scr>

<sup>12</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 6 Launch

### 6.1 Programming

**⚠** Check Module and Carrier TRMs for proper HW configuration before you try any design.  
Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging<sup>13</sup>](#)

#### 6.1.1 Get prebuilt boot binaries

1. Run \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder

**i** Note: Folder "<project folder>\\_binaries\_<Article Name>" with subfolder "boot\_<app name>" for different applications will be generated

#### 6.1.2 QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash and **image.ub** and **boot.scr** on **SD or USB**.

1. Connect **JTAG** and power on the carrier with module
2. Open Vivado Project with "vivado\_open\_existing\_project\_guimode.cmd" or if not created, create with "vivado\_create\_project\_guimode.cmd"
3. Type on Vivado TCL Console: TE::pr\_program\_flash -swapp u-boot

##### run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE:::pr_program_flash -swapp u-boot  
TE:::pr_program_flash -swapp hello_te0726 (optional)
```

**⚠** To program with Vitis/Vivado GUI, use special FSBL (fsbl\_flash) on setup

4. Copy **image.ub** and **boot.scr** on **SD or USB**
  - use files from (<project folder>/\\_binaries\_<Article Name>)/boot\_linux from generated binary folder, see: [Get prebuilt boot binaries<sup>14</sup>](#)
  - or use prebuilt file location, see <design\_name>/prebuilt/readme\_file\_location.txt
  - Important: Do not copy Boot.bin on SD(is not used see SD note), only other files.
5. Copy init.sh on SD-Card
  - location: <design\_name>/misc/sd/

<sup>13</sup> <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

<sup>14</sup> <https://wiki.trenz-electronic.de/display/PD/TE0726+Test+Board#TE0726TestBoard-Getprebuiltbootbinaries>

## 6. Insert SD-Card

### 6.1.3 SD

Xilinx Zynq devices in CLG225 package do not support SD Card boot directly from ROM bootloader. Use QSPI for primary boot and SD for secondary boot (u-boot)

### 6.1.4 JTAG

Not used on this Example.

## 6.2 Usage

1. Prepare HW like described in section [Programming \(see page 17\)](#)
2. Connect UART USB (most cases same as JTAG)
3. Insert SD Card with image.ub

 Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable.  
The boot options described above describe the common boot processes for this hardware; other boot options are possible.  
For more information see [Distro Boot with Boot.scr](#)<sup>15</sup>

4. Power On PCB

#### boot process

1. Zynq Boot ROM loads FSBL from SD/QSPI into OCM,
2. FSBL init PS, programs PL using the bitstream and loads U-boot from SD into DDR,
3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR

### 6.2.1 Linux

1. Open Serial Console (e.g. putty)
  - Speed: 115200
  - Select COM Port

 Win OS, see device manager, Linux OS see dmesg |grep tty (UART is \*USB1)

2. Linux Console:

```
petalinux login: root  
Password: root
```

<sup>15</sup> <https://wiki.trenz-electronic.de/display/PD/Distro+Boot+with+Boot.scr>

3. You can use a Linux shell now.

```
i2cdetect -y -r 5      (check I2C 1 Bus, Bus 0...5 possible)
udhcpc                  (ETH0 check)
lsusb                   (USB check)
```

4. Camera stream will be enabled via init.sh script on SD
5. Take image from camera (must be enabled with init.sh scripts):
  - a. write image to webserver: fbgrab -d /dev/fb1 /srv/www/camera.png
  - b. Display image on host PC: <http://<ZynqBerry IP>/camera.png>

## 7 System Design - Vivado

### 7.1 Block Design




Figure 1: Block Design

#### 7.1.1 PS Interfaces

Activated Interfaces:

Type	Note
DDR	---
QSPI	MIO
USB0	MIO, ETH over USB
SD1	MIO
UART1	MIO

Type	Note
I2C0	EMIO
I2C1	MIO
GPIO	MIO / EMIO
USB RST	MIO
TTC0..1	MIO
WDT	MIO
AXI HP0..1	

**Table 10: PS Interfaces**

## 7.2 Constraints

---

### 7.2.1 Basic module constraints

---

```
_i_bitgen_common.xdc

#
# Common BITGEN related settings for TE0726
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]
```

### 7.2.2 Design specific constraint

---

```
_i_common.xdc

#
#
#
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]
```

**\_i\_te0726.xdc**

```
#set_property IOSTANDARD LVCMOS33 [get_ports spdif_tx_o]
#set_property PACKAGE_PIN K15 [get_ports spdif_tx_o]

set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[*]}]
# GPIO Pins
# GPIO2
set_property PACKAGE_PIN K15 [get_ports {GPIO_1_tri_io[0]}]
# GPIO3
set_property PACKAGE_PIN J14 [get_ports {GPIO_1_tri_io[1]}]
# GPIO4
set_property PACKAGE_PIN H12 [get_ports {GPIO_1_tri_io[2]}]
# GPIO5
set_property PACKAGE_PIN N14 [get_ports {GPIO_1_tri_io[3]}]
# GPIO6
set_property PACKAGE_PIN R15 [get_ports {GPIO_1_tri_io[4]}]
# GPIO7
set_property PACKAGE_PIN L14 [get_ports {GPIO_1_tri_io[5]}]
# GPIO8
set_property PACKAGE_PIN L15 [get_ports {GPIO_1_tri_io[6]}]
# GPIO9
set_property PACKAGE_PIN J13 [get_ports {GPIO_1_tri_io[7]}]
# GPIO10
set_property PACKAGE_PIN H14 [get_ports {GPIO_1_tri_io[8]}]
# GPIO11
set_property PACKAGE_PIN J15 [get_ports {GPIO_1_tri_io[9]}]
# GPIO12
set_property PACKAGE_PIN M15 [get_ports {GPIO_1_tri_io[10]}]
# GPIO13
set_property PACKAGE_PIN R13 [get_ports {GPIO_1_tri_io[11]}]
# GPIO16
set_property PACKAGE_PIN L13 [get_ports {GPIO_1_tri_io[12]}]
# GPIO17
set_property PACKAGE_PIN G11 [get_ports {GPIO_1_tri_io[13]}]
# GPIO18
set_property PACKAGE_PIN H11 [get_ports {GPIO_1_tri_io[14]}]
# GPIO19
set_property PACKAGE_PIN R12 [get_ports {GPIO_1_tri_io[15]}]
# GPIO20
set_property PACKAGE_PIN M14 [get_ports {GPIO_1_tri_io[16]}]
# GPIO21
set_property PACKAGE_PIN P15 [get_ports {GPIO_1_tri_io[17]}]
# GPIO22
set_property PACKAGE_PIN H13 [get_ports {GPIO_1_tri_io[18]}]
# GPIO23
set_property PACKAGE_PIN J11 [get_ports {GPIO_1_tri_io[19]}]
# GPIO24
set_property PACKAGE_PIN K11 [get_ports {GPIO_1_tri_io[20]}]
# GPIO25
set_property PACKAGE_PIN K13 [get_ports {GPIO_1_tri_io[21]}]
# GPIO26
set_property PACKAGE_PIN L12 [get_ports {GPIO_1_tri_io[22]}]
```

```

# GPIO27
set_property PACKAGE_PIN G12 [get_ports {GPIO_1_tri_io[23]}]

## DSI_D0_N
#set_property PACKAGE_PIN F13 [get_ports {GPIO_1_tri_io[24]}]
## DSI_D0_P
#set_property PACKAGE_PIN F14 [get_ports {GPIO_1_tri_io[25]}]
## DSI_D1_N
#set_property PACKAGE_PIN F12 [get_ports {GPIO_1_tri_io[26]}]
## DSI_D1_P
#set_property PACKAGE_PIN E13 [get_ports {GPIO_1_tri_io[27]}]
## DSI_C_N
#set_property PACKAGE_PIN E11 [get_ports {GPIO_1_tri_io[28]}]
## DSI_C_P
#set_property PACKAGE_PIN E12 [get_ports {GPIO_1_tri_io[29]}]

## CSI_D0_N
#set_property PACKAGE_PIN M11 [get_ports {GPIO_1_tri_io[30]}]
## CSI_D0_P
#set_property PACKAGE_PIN M10 [get_ports {GPIO_1_tri_io[31]}]
## CSI_D1_N
#set_property PACKAGE_PIN P14 [get_ports {GPIO_1_tri_io[32]}]
## CSI_D2_P
#set_property PACKAGE_PIN P13 [get_ports {GPIO_1_tri_io[33]}]
## CSI_C_N
#set_property PACKAGE_PIN N12 [get_ports {GPIO_1_tri_io[34]}]
## CSI_C_P
#set_property PACKAGE_PIN N11 [get_ports {GPIO_1_tri_io[35]}]
## PWM_R
##set_property PACKAGE_PIN N8 [get_ports {GPIO_1_tri_io[36]}]
## PWM_L
##set_property PACKAGE_PIN N7 [get_ports {GPIO_1_tri_io[37]}]

# PWM_R
set_property PACKAGE_PIN N8 [get_ports PWM_R]
# PWM_L
set_property PACKAGE_PIN N7 [get_ports PWM_L]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_*]

```

**\_i\_hdmi.xdc**

```

set_property IOSTANDARD TMDS_33 [get_ports hdmi_clk_p]
set_property PACKAGE_PIN R7 [get_ports hdmi_clk_p]

set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[*]}]
set_property PACKAGE_PIN P8 [get_ports {hdmi_data_p[0]}]
set_property PACKAGE_PIN P10 [get_ports {hdmi_data_p[1]}]
set_property PACKAGE_PIN P11 [get_ports {hdmi_data_p[2]}]

```

**\_i\_csi.xdc**

```

set_property PACKAGE_PIN N11 [get_ports csi_c_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_p]
set_property PACKAGE_PIN M9 [get_ports {csi_d_lp_n[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_n[0]}]
set_property PACKAGE_PIN N9 [get_ports {csi_d_lp_p[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_p[0]}]
set_property PACKAGE_PIN M10 [get_ports {csi_d_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[0]}]
set_property PACKAGE_PIN P13 [get_ports {csi_d_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[1]}]
set_property INTERNAL_VREF 0.6 [get_iobanks 34]
set_property PULLDOWN true [get_ports {csi_d_lp_p[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_n[0]}]
# RPI Camera 1
create_clock -period 6.250 -name csi_clk -add [get_ports csi_c_clk_p]
# RPI Camera 2.1
#create_clock -period 1.875 -name csi_clk -add [get_ports csi_c_clk_p]

```

**\_i\_timing.xdc**

```

set_property ASYNC_REG true [get_cells {zsys_i/audio/axi_i2s_adi_0/U0/ctrl/
tx_sync/out_data_reg[4]}]
set_property ASYNC_REG true [get_cells {zsys_i/audio/axi_i2s_adi_0/U0/ctrl/
SDATA_0_reg[0]}]
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_3]
set_false_path -from [get_clocks clk_fpga_3] -to [get_clocks clk_fpga_0]

set_false_path -from [get_pins {zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/
slv_reg16_reg[1]/C}] -to [get_pins zsys_i/video_in/axis_raw_demosaic_0/U0/
colors_mode_i_reg/D]
set_false_path -from [get_pins zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/
err_req_reg/C] -to [get_pins zsys_i/video_in/csi2_d_phy_rx_0/U0/
clock_upd_req_reg/D]

set_false_path -from [get_pins {zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/
GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/
GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C}] -to
[get_pins zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FU
LL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCAT
TER/sig_btt_eq_0_reg/D]
set_false_path -from [get_pins {zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/
GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/
GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C}] -to [get_pins
zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER
/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/
sig_btt_eq_0_reg/D]

```

## 8 Software Design - Vitis

---

For SDK project creation, follow instructions from:

Vitis<sup>16</sup>

### 8.1 Application

---

SDK Template location: ./sw\_lib/sw\_apps/

#### 8.1.1 zynq\_fsbl

---

TE modified 2020.2 FSBL

General:

- Modified Files: main.c, fsbl\_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te\_fsbl\_hooks.h/.c (for hooks and board)\n
- General Changes:
  - Display FSBL Banner and Device ID

Module Specific:

- Add Files: all TE Files start with te\_\*
  - enable VTC and VDMA cores for camera access

#### 8.1.2 zynq\_fsbl\_flash

---

TE modified 2020.2 FSBL

General:

- Modified Files: main.c
- General Changes:
  - Display FSBL Banner
  - Set FSBL Boot Mode to JTAG
  - Disable Memory initialisation

#### 8.1.3 hello\_te0726

---

Hello TE0726 is a Xilinx Hello World example as endless loop instead of one console output.

#### 8.1.4 u-boot

---

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

---

<sup>16</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 9 Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart<sup>17</sup>](#)

### 9.1 Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

For 512MB variant:

- No change

For 64MB variant only:

- CONFIG\_SUBSYSTEM\_NETBOOT\_OFFSET = 0x2000000

For 128MB variant only:

- CONFIG\_SUBSYSTEM\_NETBOOT\_OFFSET = 0x4000000

### 9.2 U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- CONFIG\_ENV\_IS\_NOWHERE=y
- # CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set

### 9.3 Device Tree

```
/include/ "system-conf.dtsi"
{
};

{
    #address-cells = <1>;
    #size-cells = <1>;

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;
        hdmi_fb_reserved_region@1FC00000 {
            //compatible = "removed-dma-pool";
            compatible = "shared-dma-pool";
            no-map;
            // 512M (M modules)
        }
    }
}
```

<sup>17</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

```

    reg = <0x1FC00000 0x400000>;
    // 128M (R modules)
    //reg = <0x7C00000 0x400000>;
};

// Second framebuffer for direct data streaming from camera to monitor is
not needed.

//camera_fb_reserved_region@1FC00000 {
//    //compatible = "removed-dma-pool";
//    compatible = "shared-dma-pool";
//    no-map;
//    // 512M (M modules)
//    reg = <0x1FC00000 0x400000>;
//    // 128M (R modules)
//    //reg = <0x7800000 0x400000>;
//};

};

hdmi_fb: framebuffer@1FC00000 {           // HDMI out
    compatible = "simple-framebuffer";
    // 512M (M modules)
    reg = <0x1FC00000 (1280 * 720 * 4)>;    // 720p
    // 128M (R modules)
    //reg = <0x7C00000 (1280 * 720 * 4)>;    // 720p
    width = <1280>;                         // 720p
    height = <720>;                          // 720p
    stride = <(1280 * 4)>;                  // 720p
    format = "a8b8g8r8";
    status = "okay";
};

//camera_fb: framebuffer@0x1FC00000 {           // CAMERA in
//    compatible = "simple-framebuffer";
//    // 512M (M modules)
//    reg = <0x1FC00000 (1280 * 720 * 4)>;    // 720p
//    // 128M (R modules)
//    //reg = <0x7800000 (1280 * 720 * 4)>;    // 720p
//    width = <1280>;                         // 720p
//    height = <720>;                          // 720p
//    stride = <(1280 * 4)>;                  // 720p
//    format = "a8b8g8r8";
//};

vcc_3V3: fixedregulator@0 {
    compatible = "regulator-fixed";
    regulator-name = "vccaux-supply";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
};

};

&qspi {

```

```
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
flash0: flash@0 {
    compatible = "jedec.spi-nor";
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <1>;
    spi-max-frequency = <500000000>;
    partition@0x00000000 {
        label = "boot";
        reg = <0x00000000 0x00500000>;
    };
    partition@0x00500000 {
        label = "bootenv";
        reg = <0x00500000 0x00020000>;
    };
    partition@0x00520000 {
        label = "kernel";
        reg = <0x00520000 0x00a80000>;
    };
    partition@0x00fa0000 {
        label = "spare";
        reg = <0x00fa0000 0x00000000>;
    };
};
};

/*
 * We need to disable Linux VDMA driver as VDMA
 * already configured in FSBL
 */
&video_in_axi_vdma_0 {
    status = "disabled";
};

&video_out_axi_vdma_0 {
    status = "disabled";
};

&video_out_v_tc_0 {
    //xilinx-vtc: probe of 43c20000.v_tc failed with error -2
    status = "disabled";
};

&gpio0 {
    interrupt-controller;
    #interrupt-cells = <2>;
};

&i2c1 {
    #address-cells = <1>;
    #size-cells = <0>;
    i2cmux0: i2cmux@70 {
        compatible = "nxp,pca9544";
```

```
#address-cells = <1>;
#size-cells = <0>;
reg = <0x70>;  
  
i2c1@0 {  
    #address-cells = <1>;  
    #size-cells = <0>;  
    reg = <0>;  
  
    id_eeprom@50 {  
        compatible = "atmel,24c32";  
        reg = <0x50>;  
    };  
};  
i2c1@1 {    // Display Interface Connector  
    #address-cells = <1>;  
    #size-cells = <0>;  
    reg = <1>;  
};  
i2c1@2 {    // HDMI Interface Connector  
    #address-cells = <1>;  
    #size-cells = <0>;  
    reg = <2>;  
};  
i2c1@3 {    // Camera Interface Connector  
    #address-cells = <1>;  
    #size-cells = <0>;  
    reg = <3>;  
};  
};  
};  
/  
usb_phy0: usb_phy@0 {  
    compatible = "ulpi-phy";  
    #phy-cells = <0>;  
    reg = <0xe0002000 0x1000>;  
    view-port = <0x0170>;  
    drv-vbus;  
};  
};  
&usb0 {  
    usb-phy = <&usb_phy0>;  
} ;  
/*  
 * Sound configuration  
 */  
/  
/* Use S/PDIF transmitter as codec required by simple-audio-card */
```

```
playback_codec: playback-codec {
    compatible = "linux,spdif-dit";
    #sound-dai-cells = <0>;
};

/* Use S/PDIF receiver as codec required by simple-audio-card */
record_codec: record-codec {
    compatible = "linux,spdif-dir";
    #sound-dai-cells = <0>;
};
sound {
    #address-cells = <1>;
    #size-cells = <0>;

    simple-audio-card,widgets =
        "Microphone", "In Jack",
        "Line", "Line In Jack",
        "Line", "Line Out Jack",
        "Headphone", "Out Jack";

    simple-audio-card,routing =
        "Out Jack", "te-out",
        "te-in", "In Jack";

    i2s_receiver_0:i2s_receiver@43C10000 {
        compatible = "xlnx,i2s-receiver-1.0";
        clock-names = "s_axi_ctrl_aclk", "aud_mclk", "m_axis_aud_aclk";
        aud_mclk = <4081632>;
        reg = <0x0 0x43C10000 0x0 0x10000>;
        //xlnx,dwidth = <0x18>;                                //I2S Data Width 24 bit
        xlnx,dwidth = <0x10>;                                //I2S Data Width 16 bit
        xlnx,num-channels = <2>;
        xlnx,snd-pcm = <&audio_formatter_0>;
    };

    i2s_transmitter_0:i2s_transmitter@43C20000 {
        compatible = "xlnx,i2s-transmitter-1.0";
        clock-names = "s_axi_ctrl_aclk", "aud_mclk", "s_axis_aud_aclk";
        aud_mclk = <4081632>;
        reg = <0x0 0x43C20000 0x0 0x10000>;
        //xlnx,dwidth = <0x18>;                                //I2S Data Width 24 bit
        xlnx,dwidth = <0x10>;                                //I2S Data Width 16 bit
        xlnx,num-channels = <2>;
        xlnx,snd-pcm = <&audio_formatter_0>;
    };

    audio_formatter_0:audio_formatter@43C00000 {
        compatible = "xlnx,audio-formatter-1.0";
        interrupt-names = "irq_mm2s", "irq_s2mm";
        reg = <0x0 0x43C00000 0x0 0x1000>;
        xlnx,tx = <&i2s_transmitter_0>;
        xlnx,rx = <&i2s_receiver_0>;
        clock-names = "s_axi_lite_aclk", "m_axis_mm2s_aclk", "aud_mclk",
        "s_axis_s2mm_aclk";
        aud_mclk = <12307691>;
    };
}
```

```
playback_link: simple-audio-card,dai-link@0 {
    reg = <0>;
    format = "i2s";

    bitclock-master = <&p_codec_dai>;
    frame-master = <&p_codec_dai>;

    p_cpu_dai: cpu {
        sound-dai = <&i2s_transmitter_0>;
    };

    p_platform_dai: plat {
        sound-dai = <&audio_formatter_0>;
    };

    p_codec_dai: codec {
        sound-dai = <&playback_codec>;
    };
};

record_link: simple-audio-card,dai-link@1 {
    reg = <1>;
    format = "i2s";

    bitclock-master = <&r_codec_dai>;
    frame-master = <&r_codec_dai>;

    r_cpu_dai: cpu {
        sound-dai = <&i2s_receiver_0>;
    };

    r_platform_dai: plat {
        sound-dai = <&audio_formatter_0>;
    };

    r_codec_dai: codec {
        sound-dai = <&record_codec>;
    };
};

};

/*
 * We need to disable Linux XADC driver to use XADC for audio recording
 */
&adc {
    status = "disabled";
};
```

## 9.4 Kernel

---

Start with **petalinux-config -c kernel**

Changes:

- CONFIG\_MII=y
- CONFIG\_XILINX\_GMII2RGMII=y
- CONFIG\_USB\_USBNET=y
- CONFIG\_USB\_NET\_AX8817X=y
- CONFIG\_USB\_NET\_AX88179\_178A=y
- CONFIG\_USB\_NET\_CDCETHER=y
- # CONFIG\_USB\_NET\_CDC\_EEM is not set
- CONFIG\_USB\_NET\_CDC\_NCM=y
- # CONFIG\_USB\_NET\_HUAWEI\_CDC\_NCM is not set
- # CONFIG\_USB\_NET\_CDC\_MBIM is not set
- # CONFIG\_USB\_NET\_DM9601 is not set
- # CONFIG\_USB\_NET\_SR9700 is not set
- # CONFIG\_USB\_NET\_SR9800 is not set
- # CONFIG\_USB\_NET\_SMSC75XX is not set
- CONFIG\_USB\_NET\_SMSC95XX=y
- # CONFIG\_USB\_NET\_GL620A is not set
- CONFIG\_USB\_NET\_NET1080=y
- # CONFIG\_USB\_NET\_PLUSUSB is not set
- # CONFIG\_USB\_NET\_MCS7830 is not set
- # CONFIG\_USB\_NET\_RNDIS\_HOST is not set
- CONFIG\_USB\_NET\_CDC\_SUBSET\_ENABLE=y
- CONFIG\_USB\_NET\_CDC\_SUBSET=y
- # CONFIG\_USB\_ALI\_M5632 is not set
- # CONFIG\_USB\_AN2720 is not set
- CONFIG\_USB\_BELKIN=y
- CONFIG\_USB\_ARMLINUX=y
- # CONFIG\_USB\_EPSON2888 is not set
- # CONFIG\_USB\_KC2190 is not set
- CONFIG\_USB\_NET\_ZAURUS=y
- # CONFIG\_USB\_NET\_CX82310\_ETH is not set
- # CONFIG\_USB\_NET\_KALMIA is not set
- # CONFIG\_USB\_NET\_QMI\_WWAN is not set
- # CONFIG\_USB\_NET\_INT51X1 is not set
- # CONFIG\_USB\_SIERRA\_NET is not set
- # CONFIG\_USB\_VL600 is not set
- # CONFIG\_USB\_NET\_CH9200 is not set
- # CONFIG\_USB\_NET\_AQC111 is not set
- CONFIG\_FB\_SIMPLE=y
- # CONFIG\_FRAMEBUFFER\_CONSOLE is not set
- CONFIG SND SIMPLE CARD UTILS=y
- CONFIG SND SIMPLE CARD=y
- CONFIG USBIP CORE=y
- # CONFIG USBIP VHCI HCD is not set
- # CONFIG USBIP HOST is not set
- # CONFIG USBIP VUDC is not set
- # CONFIG USBIP DEBUG is not set
- CONFIG SND PCM ELD=y
- CONFIG SND PCM IEC958=y
- CONFIG SND SOC XILINX I2S=y

- CONFIG SND SOC XILINX PL SND CARD=y
- CONFIG SND SOC HDMI CODEC=y
- # CONFIG SND SOC XILINX I2S is not set
- CONFIG SND PCM ELD=y
- CONFIG SND PCM IEC958=y
- CONFIG SND SOC XILINX AUDIO FORMATTER=y
- CONFIG SND SOC XILINX I2S=y
- CONFIG SND SOC XILINX SPDIF=y
- CONFIG SND SOC XILINX PL SND CARD=y
- CONFIG SND SOC HDMI CODEC=y

Change linux-xlnx\_%.bbappend:

```
FILESEXTRAPATHS_prepend := "${THISDIR}/${PN}:"

SRC_URI += "file://devtool-fragment.cfg \
            file://0001-QSPI-s25fl127_8-2020_2.patch \
            "
```

- Add 0001-QSPI-s25fl127\_8-2020\_2.patch to "<project folder>\project-spec\meta-user\recipes-kernel\linux\linux-xlnx"

## 9.5 Rootfs

---

Start with **petalinux-config -c rootfs**

Changes:

- i2c-tools = y
- alsa-plugins = y
- alsa-lib-dev = y
- libasound = y
- alsa-conf-base = y
- alsa-conf = y
- alsa-utils = y
- alsa-utils-aplay = y
- busybox-htpd = y

## 9.6 Applications

---

### 9.6.1 startup

---

Script App to load init.sh from SD Card if available.

See: \os\petalinux\project-spec\meta-user\recipes-apps\startup\files

### 9.6.2 rpicam

---

Application used to enable and configure Raspberry Pi camera module

See: \os\petalinux\project-spec\meta-user\recipes-apps\rpicam\files

### 9.6.3 fbgrab

Application used to take screenshot from camera

See: \os\petalinux\project-spec\meta-user\recipes-apps\fgrab

### 9.6.4 webfwu

Webserver application acceemble for Zynq access. Need busybox-htpd

See: \os\petalinux\project-spec\meta-user\recipes-apps\webfwu\files

## 10 Additional Software

---

No additional software is needed.

## 11 Appx. A: Change History and Legal Notices

### 11.1 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
📅 2022-02-23	v.27 <sup>18</sup>	John Hartfiel <sup>19</sup>	<ul style="list-style-type: none"> <li>• Add missing design content</li> </ul>
2021-10-06	v.26	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• 2020.2 release</li> <li>• Audio hardware platform is changed.</li> <li>• Audio formatter, i2s transmitter and i2s receiver are added.</li> <li>• 0001-QSPI-s25fl127_8-2020_2.patch for restart</li> </ul>
2020-06-23	v.20	John Hartfiel	<ul style="list-style-type: none"> <li>• Typo</li> </ul>
2020-04-08	v.18	John Hartfiel	<ul style="list-style-type: none"> <li>• Design update</li> <li>• Programming issue note</li> </ul>
2020-03-25	v.17	John Hartfiel	<ul style="list-style-type: none"> <li>• Script update</li> </ul>
2020-02-20	v.16	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• Vivado 2019.2 release</li> </ul>
2020-01-13	v.13	Mohsen Chamanbaz	<ul style="list-style-type: none"> <li>• Vivado 2018.3 release</li> </ul>
2018-11-27	v.12	John Hartfiel	<ul style="list-style-type: none"> <li>• update documentation</li> </ul>
2018-11-20	v.11	John Hartfiel	<ul style="list-style-type: none"> <li>• update design files</li> </ul>
2018-11-19	v.10	John Hartfiel	<ul style="list-style-type: none"> <li>• 18.2 release</li> </ul>

<sup>18</sup> <https://wiki.trenz-electronic.de/pages/viewpage.action?pageId=216924345>

<sup>19</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

Date	Document Revision	Authors	Description
--	all	Mohsen Chamanbaz <sup>20</sup> , Oleksandr Kiyenko <sup>21</sup> , John Hartfiel <sup>22</sup> , Manuela Strücker <sup>23</sup>	--

**Table 11: Document change history.**

## 11.2 Legal Notices

---

### 11.3 Data Privacy

---

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

### 11.4 Document Warranty

---

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### 11.5 Limitation of Liability

---

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

<sup>20</sup> <https://wiki.trenz-electronic.de/display/~M.Chamanbaz>

<sup>21</sup> <https://wiki.trenz-electronic.de/display/~a.kienko>

<sup>22</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

<sup>23</sup> <https://wiki.trenz-electronic.de/display/~m.struecker>

## 11.6 Copyright Notice

---

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## 11.7 Technology Licenses

---

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## 11.8 Environmental Protection

---

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 11.9 REACH, RoHS and WEEE

---

### **REACH**

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH<sup>24</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List<sup>25</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)<sup>26</sup>.

### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### **WEEE**

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection

---

<sup>24</sup> <http://guidance.echa.europa.eu/>

<sup>25</sup> <https://echa.europa.eu/candidate-list-table>

<sup>26</sup> <http://www.echa.europa.eu/>

and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07