



## AM0010 TRM

Revision v.41

Exported on 2022-08-18

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/AM0010+TRM>

# 1 Table of Contents

---

1	Table of Contents.....	2
2	Table of Figures.....	3
3	Table of Tables .....	4
4	Overview.....	6
4.1	Key Features.....	6
4.2	Block Diagram .....	6
4.3	Main Components.....	7
4.4	Initial Delivery State.....	8
5	Signals, Interfaces and Pins.....	9
5.1	Connectors .....	9
5.2	Test Points.....	10
6	On-board Peripherals .....	12
7	Configuration and System Control Signals.....	14
8	Power and Power-On Sequence.....	16
8.1	Power Rails.....	16
8.2	Recommended Power up Sequencing.....	16
9	Board to Board Connectors.....	19
9.1	Features.....	19
9.2	Connector Mating height.....	19
9.3	Connector Speed Ratings .....	19
9.4	Current Rating .....	20
9.5	Connector Mechanical Ratings.....	20
10	Technical Specifications.....	21
10.1	Absolute Maximum Ratings *) .....	21
10.2	Recommended Operating Conditions .....	21
10.3	Physical Dimensions .....	22
11	Currently Offered Variants.....	24
12	Revision History .....	25
12.1	Hardware Revision History .....	25
12.2	Document Change History.....	25
13	Disclaimer.....	26
13.1	Data Privacy.....	26
13.2	Document Warranty.....	26
13.3	Limitation of Liability.....	26
13.4	Copyright Notice .....	26
13.5	Technology Licenses.....	26
13.6	Environmental Protection .....	26
13.7	REACH, RoHS and WEEE .....	27

## 2 Table of Figures

---

Figure 1: AM0010 block diagram.....	7
Figure 2: AM0010 main components .....	7
Figure 3: Physical Dimension.....	23
Figure 4: Board hardware revision number. ....	25

## 3 Table of Tables

---

Table 1: Initial delivery state of programmable devices on the module.....	8
Table 2: Board Connectors .....	9
Table 3: Test Points Information .....	10
Table 4: On board peripherals.....	12
Table 5: Controller signal.....	14
Table 6: Module power rails.....	16
Table 7: Baseboard Design Hints.....	17
Table 8: Connectors. ....	19
Table 9: Speed rating. ....	20
Table 10: AM0010 absolute maximum ratings.....	21
Table 11: Recommended operating conditions. ....	22
Table 12: Trenz Electronic Shop Overview .....	24
Table 13: Hardware Revision History .....	25
Table 14: Document change history. ....	25



## 4 Overview

---

The Trenz Electronic AM0010 module is an industrial grade module based on AMD Xilinx.

Refer to <http://trenz.org/am0010-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- **SoC**

- Device: ZU1 / ZU2 / ZU3 / ZU4 / ZU5<sup>1)</sup>
- Engine: CG / EG / EV<sup>1)</sup>
- Speedgrade: -1 / -2<sup>1)</sup>
- Temperature Range: Extended / Industrial<sup>1)</sup>
- Package: SFVC784

- **RAM/Storage**

- 4 GByte DDR4 SDRAM with ECC<sup>2)</sup>
- 8 GByte e.MMC<sup>3)</sup>
- Optional HyperFlash<sup>4)</sup>
- 2 x 64 MByte Serial Flash<sup>5)</sup>
- EEPROM with MAC address

- **On Board**

- Gigabit Ethernet Transceiver
- USB Transceiver
- OPTIGA Trust M
- CryptoAuthentication
- Oscillator
- Analog Multiplexer

- **Interface**

- 2 x B2B Connector (ADM6)
  - up to 204 PL IO
  - up to 22 PS MIO
  - 4 GTR
  - 4 GTH (with ZU4 and higher)
  - ETH, USB, I2C, JTAG, ...

- **Power**

- 5 V ... 12 V power supply via B2B Connector needed.

- **Dimension**

- 56.4 mm x 40 mm

- **Notes**

<sup>1)</sup> Please, take care of the possible assembly options. Furthermore, check whether the power supply is powerful enough for your FPGA design.

<sup>2)</sup> Up to 32 GByte are possible with a maximum bandwidth of 2400 MBit/s.

<sup>3)</sup> Up to 64 GByte are possible.

<sup>4)</sup> Up to 64 MByte are possible.

<sup>5)</sup> Up to 2 x 256 MByte are possible.

### 4.2 Block Diagram

---




Figure 1: AM0010 block diagram

## 4.3 Main Components

---




Figure 2: AM0010 main components

1. FPGA, U1
2. DDR4, U2, U3, U9, U12, U14
3. eMMC, U17
4. Quad SPI Flash, U6, U7
5. Connector, J5, J6
6. Ethernet Transceiver, U8
7. HyperFlash, U16
8. EEPROM, U15
9. OPTIGA Trust M, U27
10. CryptoAuthentication, U24
11. USB Transceiver, U10
12. Oscillator, U13, U14, U30, U31, U32

13. Analog Multiplexer, U38
14. Power Supply, U5, U11, U18, U19, U20, U21, U22, U23, U28

## 4.4 Initial Delivery State

---

Storage device name	Content	Notes
DDR4 SDRAM	not programmed	
eMMC	not programmed	
Quad SPI Flash	not programmed	
HyperFlash	not programmed	
EEPROM	not programmed besides factory programmed MAC address	

**Table 1: Initial delivery state of programmable devices on the module**

## 5 Signals, Interfaces and Pins

### 5.1 Connectors

Connector Type	Designator	Interface	IO CNT <sup>1)</sup>	Notes
B2B	J5	HP	104 SE / 48 DIFF	
B2B	J5	MGT PL	4 x MGT (RX/TX)	
B2B	J5	MGT PL	2 x MGT CLK	
B2B	J5	HD	24 SE / 12 DIFF	
B2B	J6	HP	52 SE / 24 DIFF	
B2B	J6	MGT PS	4 x MGT (RX/TX)	
B2B	J6	MGT PS	2 x MGT CLK	
B2B	J6	HD	24 SE / 12 DIFF	
B2B	J6	MIO	2 x I2C	
B2B	J6	MIO	2 x UART	
B2B	J6	MIO	2 x PERST	
B2B	J6	MIO	SDIO	
B2B	J6	MIO	JTAG	
B2B	J6	MIO	4 x GPIO	
B2B	J6	ETH		
B2B	J6	USB		

**Table 2: Board Connectors**

<sup>1)</sup> IO CNT depends on assembly variant. E.g. the MGTs are not available for all FPGAs

## 5.2 Test Points

Test Point	Signal	Notes
TP1	PROG_B#	pulled-up to V_IO_CFG
TP2	VTT	
TP3	VTT	
TP4	VREFA	
TP5	VREFA	
TP6	0.85V	
TP7	0.85V	
TP8	DDR_1V2	
TP9	DDR_1V2	
TP10	MGTAVCC	
TP11	MGTAVCC	
TP12	DDR_2V5	
TP13	DDR_2V5	
TP14	PL_VCU_0V9	
TP15	PL_VCU_0V9	
TP16	1.8V	

Test Point	Signal	Notes
TP17	1.8V	
TP18	3.3V_SEQ	
TP19	3.3V_SEQ	
TP20	3.3V	
TP21	3.3V	

**Table 3: Test Points Information**

## 6 On-board Peripherals

Chip/Interface	Designator	Connected To	Notes
DDR4 SDRAM	U2, U3, U9, U12, U14	SoC - PS	
eMMC	U17	SoC - PS	
Quad SPI Flash	U6, U7	SoC - PS	Booting.
Gigabit Ethernet Transceiver	U8	SoC - PS	
HyperFlash	U16	SoC - PL	
EEPROM	U15	SoC - PS	
OPTIGA Trust M	U27	SoC - PS	
CryptoAuthentication	U24	SoC - PS	
USB 2 Transceiver	U10	SoC - PS	
Oscillator	U13	SoC - PS	135 MHz
Oscillator	U14	SoC - PS	100 MHz

Chip/Interface	Designator	Connected To	Notes
Oscillator	U30	ETH PHY	25 MHz
Oscillator	U31	USB PHY	24 MHz
Oscillator	U32	SoC	33 MHz
Analog Multiplexer	U38	SoC	Voltage measuring with Xilinx internal ADC.

**Table 4: On board peripherals**

## 7 Configuration and System Control Signals

<b>Connector.Pin</b>	<b>Signal Name</b>	<b>Direction<sup>1)</sup></b>	<b>Description</b>
J6.A59	V_BAT	IN	Input voltage for VCC_PSBATT <sup>2) 3)</sup> .
J6.B58	RST_M2C #	OUT	Module reset for baseboard peripheral.
J6.C53	DONE	OUT	Signal PS_DONE <sup>2)</sup> .
J6.C54 / J6.C55 / J6.C56 / J6.C57	MODE0..3	IN	<p>Boot mode selection<sup>2)</sup>:</p> <ul style="list-style-type: none"> <li>• JTAG</li> <li>• QUAD-SPI (32 Bit)</li> <li>• SD1 (2.0)</li> <li>• eMMC (1.8 V)</li> <li>• SD1 LS (3.0)</li> </ul> <p>Supported Modes depends also on used Carrier.</p>
J6.C58	PS_SRST #	IN	SoC Soft Reset <sup>2)</sup> .
J6.C59	PS_POR#	IN	<p>SoC Power-on-reset<sup>2)</sup>.</p> <p>PWR_GOOD deasserts module reset.</p>
J6.D56 / J6.D57	DX_P / DX_N	IN	<p>Temperature sensing diode pin.</p> <p>When not used, tie to GND.</p>
J6.D58	PWR_EN	IN / OUT	<p>Power Enable. Controlled module internally.</p> <p>Can be used to delay power on sequencing or disable power. Tie only to GND or leave floating.</p>
J6.D59	PWR_GOOD	OUT	Power good status.

<b>Connector.Pin</b>	<b>Signal Name</b>	<b>Direction<sup>1)</sup></b>	<b>Description</b>
J6.D51 / J6.D52 / J6.D54 / J6.D55	TDI/TCK/ TDO/TMS	Signal-dependent	JTAG configuration and debugging interface. JTAG reference voltage: V_IO_CFG
LED D1 / D2	ERR_STA TUS / ERR_OUT	---	PS_STATUS_ERROR_OUT / PS_ERROR_OUT <sup>2)</sup> .

**Table 5: Controller signal.**

<sup>1)</sup> Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

<sup>2)</sup> See UG1085 for additional information.

<sup>3)</sup> See [Recommended Operating Conditions](#)(see page 21).

## 8 Power and Power-On Sequence

---

### 8.1 Power Rails

Power Rail Name/ Schematic Name	Connector.Pin	Direction <sup>1)</sup>	Notes
V_MOD1	J5.A7 / J5.A15 / J5.A47 / J5.A55 / J5.B5 / J5.B11 / J5.B17 / J5.B45 / J5.B51 / J5.B57 / J6.C5 / J6.C11 / J6.C17 / J6.D7 / J6.D15	IN	
1.8V	J5.C7 / J5.C15 / J6.B7 / J6.B15	OUT	
V_IO_W01	J5.D3 / J5.D17	IN	
V_IO_W3	J5.D40	IN	
V_IO_W45	J5.D43 / J5.D57	IN	
V_IO_X01	J6.A3 / J6.A17	IN	
V_BAT	J6.A59	IN	
V_IO_X3	J6.B35	IN	
3.3V	J6.B59	OUT	
V_IO_CFG	J6.C52	IN	

**Table 6: Module power rails.**

<sup>1)</sup> Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

### 8.2 Recommended Power up Sequencing

---

<b>Sequence</b>	<b>Net name</b>	<b>Recommended Voltage Range</b>	<b>Pull-up/ down</b>	<b>Description</b>	<b>Notes</b>
0	-	-	-	Configuration signal setup.	See <a href="#">Configuration and System Control Signals</a> (see page 14).
1 <sup>1)</sup>	V_BAT	3.3 V	-	Battery connection.	Battery Power Domain usage. When not used, tie to GND.
2	V_MOD1	12 V	-	Main Power supply.	Main module power supply. 3 A recommended. Power consumption depends mainly on design and cooling solution.
3 <sup>1)</sup>	PWR_EN	-	PU <sup>2)</sup> , 3.3 V	Power release.	Controlled module internally. Can be used to delay power on sequencing or disable power. Tie only to GND or leave floating.
4	PWR_GOOD	-	PU <sup>2)</sup> , 3.3 V	Power good status.	Module power on sequencing finished. Periphery and variable bank voltages can be enabled on carrier.
5 <sup>1)</sup>	3.3V / 1.8V	-	-	Module generated output voltages.	<p>Voltages are available after PWR_GOOD deassertion.</p> <p>These voltages can be used</p> <ul style="list-style-type: none"> <li>▪ to supply bank voltages,</li> <li>▪ to supply periphery and/or</li> </ul>

Sequence	Net name	Recommended Voltage Range	Pull-up/ down	Description	Notes
					<ul style="list-style-type: none"> <li>▪ as power good signal to enable external power regulators.</li> </ul> <p>Important: Consider maximum power consumption.</p>
5	V_IO_W01 / V_IO_W45 / V_IO_X01 / V_IO_W3 / V_IO_X3 / V_IO_CFG	3)	-	Module bank voltages.	Enable bank voltages after PWR_GOOD deassertion.
6 <sup>1)</sup>	-	-	-	Reset handling.	RST_M2C# delivers external periphery reset. See <a href="#">Configuration and System Control Signals</a> (see page 14).

**Table 7: Baseboard Design Hints**<sup>1)</sup> (optional)<sup>2)</sup> (on module)<sup>3)</sup> See DS925 for additional information.

## 9 Board to Board Connectors

The Andromeda modules use Samtec AcceleRate HD High-Density on bottom side.

- ADM6-60-01.5-L-4-2 (compatible to ADF6-60-03.5-L-4-2), (240 pins, "60" per row)

The Andromeda carriers use Samtec AcceleRate HD High-Density on top side.

- ADF6-60-03.5-L-4-2 (compatible to ADF6-60-01.5-L-4-2), (240 pins, "60" per row)

### 9.1 Features

- Board-to-Board Connector 240-pins, 60 contacts per row
- 0.025" (0.635 mm) pitch
- Data Rate: max 56 Gbps
- Mates with: ADM6/APF6
- Insulator Material: LCP, Black
- Contact Material: Copper Alloy
- Plating: Au or Sn over 50  $\mu$ " (1.27  $\mu$ m) N
- Operating Temperature Range: -55 °C to +125 °C
- PCIe 5.0 capable: Yes
- Lead-Free Solderable: Yes
- RoHS Compliant: Yes

### 9.2 Connector Mating height

When using the same type on baseboard, the mating height is 5mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
30095	REF-30095	ADM6-60-01.5-L-4-2	5 mm
31137	REF-31137	ADF6-60-03.5-L-4-2	5 mm

**Table 8: Connectors.**

The module can be manufactured using other connectors upon request.

### 9.3 Connector Speed Ratings

The AcceleRate HD High-Density connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
5 mm	10/ 25/ 56 Gbps

**Table 9: Speed rating.**

## 9.4 Current Rating

---

Current rating of Samtec AcceleRate HD High-Density B2B connectors is 1.34 A per pin (4 pins powered)

## 9.5 Connector Mechanical Ratings

---

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

## 10 Technical Specifications

---

### 10.1 Absolute Maximum Ratings <sup>\*)</sup>

---

Power Rail Name/ Schematic Name	Description	Min	Max	Unit
V_MOD1	Main input power supply	-0.3	18	V
V_IO_W01	HP FPGA Bank 65 voltage	-0.50 0	2.000	V
V_IO_W3	HD FPGA Bank 24 voltage	-0.50 0	3.400	V
V_IO_W45	HP FPGA Bank 64 voltage	-0.50 0	2.000	V
V_IO_X01	HP FPGA Bank 66 voltage	-0.50 0	2.000	V
V_BAT <sup>1)</sup>	FPGA Battery Voltage		6	V
V_IO_X3	HD FPGA Bank 24 voltage	-0.50 0	3.400	V
V_IO_CFG	PS FPGA Bank 501 and 503 Voltage	-0.3	3.630	V

**Table 10: AM0010 absolute maximum ratings**

<sup>1)</sup> It is possible to use a resistor instead of the LDO but then, consider the different min (-0.500 V) / max (2.000 V) values.

<sup>\*)</sup> Stresses beyond those listed under [Absolute Maximum Ratings\(see page 0\)](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Condition\(see page 0\)](#). Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

### 10.2 Recommended Operating Conditions

---

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- Variants of modules are described here: [Article Number Information<sup>1</sup>](#)
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

Parameter	Min	Max	Units	Reference Document
V_MOD1	4.5	16	V	See TPS54A24 and FS1406 datasheets.
V_IO_W01	0.950	1.900	V	See FPGA datasheet.
V_IO_W3	1.140	3.400	V	See FPGA datasheet.
V_IO_W45	0.950	1.900	V	See FPGA datasheet.
V_IO_X01	0.950	1.900	V	See FPGA datasheet.
V_BAT <sup>1)</sup>	2.0	5.5	V	See AP7354D datasheet.
V_IO_X3	1.140	3.400	V	See FPGA datasheet.
V_IO_CFG	1.710	3.465	V	See FPGA datasheet.

**Table 11: Recommended operating conditions.**


<sup>1)</sup> Using a resistor instead of the LDO is possible which leads to different min (1.2 V) / max (1.89 V) values.

## 10.3 Physical Dimensions

- Module size: 56.4 mm × 40 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 5 mm.

PCB thickness: 2 mm.

<sup>1</sup> <https://wiki.trenz-electronic.de/display/PD/Article+Number+Information>



**Figure 3: Physical Dimension**

## 11 Currently Offered Variants

<b>Trenz shop AM0010 overview page</b>	
<a href="https://shop.trenz-electronic.de/en/search?sSearch=AM0010">English page<sup>2</sup></a>	<a href="https://shop.trenz-electronic.de/de/search?sSearch=AM0010">German page<sup>3</sup></a>

**Table 12: Trenz Electronic Shop Overview**

<sup>2</sup> <https://shop.trenz-electronic.de/en/search?sSearch=AM0010>

<sup>3</sup> <https://shop.trenz-electronic.de/de/search?sSearch=AM0010>

## 12 Revision History

### 12.1 Hardware Revision History



**Figure 4:** Board hardware revision number.

Date	Revision	Changes	Documentation Link
-	REV01	First Production Release	<a href="#">REV01<sup>4</sup></a>

**Table 13: Hardware Revision History**

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

### 12.2 Document Change History

Date	Revision	Contributor	Description
 2022-06-03	<a href="#">v.41</a> (see page 5)	ED <sup>5</sup>	<ul style="list-style-type: none"><li>Initial Document</li></ul>
--	all	ED <sup>6</sup> , <a href="#">John Hartfiel<sup>7</sup></a>	<ul style="list-style-type: none"><li>--</li></ul>

**Table 14: Document change history.**

<sup>4</sup> [https://shop.trenz-electronic.de/de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/4x5.64/AM0010/REV01/Documents](https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5.64/AM0010/REV01/Documents)

<sup>5</sup> <https://wiki.trenz-electronic.de/display/~e.dyck>

<sup>6</sup> <https://wiki.trenz-electronic.de/display/~e.dyck>

<sup>7</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

## 13 Disclaimer

---

### 13.1 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

### 13.2 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### 13.3 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### 13.4 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### 13.5 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

### 13.6 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 13.7 REACH, RoHS and WEEE

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH<sup>8</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List<sup>9</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)<sup>10</sup>.

### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07

<sup>8</sup> <http://guidance.echa.europa.eu/>

<sup>9</sup> <https://echa.europa.eu/candidate-list-table>

<sup>10</sup> <http://www.echa.europa.eu/>