







Title:		B13	
A4	Number:	TE0712 200_2C3	Rev. 01
Date:	2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page2 of 16
Filename:		B13.SchDoc	



		Title: B14	
		A4	Number: TE0712 200_2C3
Date: 2014-06-23		Copyright: 2014 Trenz Electronic GmbH	
Filename: B14.SchDoc		Page3	of 16

A

B

C

D

1

2

3

4

A

A

B


B

C

C

D

D




		Title: B15	
		A4	Number: TE0712 200_2C3
Date: 2014-06-23		Copyright: 2014 Trenz Electronic GmbH	
Filename: B15.SchDoc		Page 4	of 16

1

2




3




4



	Title: B16		
	A4	Number: TE0712 200_2C3	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page5 of 16
	Filename: B16.SchDoc		












		Title: MGT	
		A4	Number: TE0712 200_2C3
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH		Rev. 01
Filename: FPGA-MGT.SchDoc		Page 7	of 16



BOOTMODE = MASTER SPI



		Title: CFG	
		A4	Number: TE0712 200_2C3
Date: 2014-06-23		Copyright: 2014 Trenz Electronic GmbH	
Filename: FPGA-CFG.SchDoc		Page8	of 16

1

2

3


4

ADDR-CTRL-R


ADDR-CTRL

Termination

DDR3-A0 T	R5	33R	DDR3-A0
DDR3-A1 T	R39	33R	DDR3-A1
DDR3-A2 T	R35	33R	DDR3-A2
DDR3-A3 T	R40	33R	DDR3-A3
DDR3-A4 T	R18	33R	DDR3-A4
DDR3-A5 T	R37	33R	DDR3-A5
DDR3-A6 T	R44	33R	DDR3-A6
DDR3-CAS T	R38	33R	DDR3-CAS
DDR3-A10 T	R30	33R	DDR3-A10
DDR3-A11 T	R16	33R	DDR3-A11
DDR3-A8 T	R10	33R	DDR3-A8
DDR3-A9 T	R43	33R	DDR3-A9
DDR3-A12 T	R11	33R	DDR3-A12
DDR3-A13 T	R15	33R	DDR3-A13
DDR3-A14 T	R28	33R	DDR3-A14
DDR3-BA0 T	R14	33R	DDR3-BA0
DDR3-BA1 T	R36	33R	DDR3-BA1
DDR3-BA2 T	R19	33R	DDR3-BA2
DDR3-RAS T	R41	33R	DDR3-RAS
DDR3-A7 T	R17	33R	DDR3-A7
DDR3-S0 T	R20	33R	DDR3-S0
DDR3-ODT0 T	R42	33R	DDR3-ODT0
DDR3-WE T	R9	33R	DDR3-WE
DDR3-CKE0 T	R31	33R	DDR3-CKE0






S40-15



S40-15

Place directly at the clock pins



D80-15

DDR3-CLK0_P
DDR3-CLK0_N
DDR3-DQS0_P
DDR3-DQS0_N
DDR3-DQS1_P
DDR3-DQS1_N
DDR3-DQS2_P
DDR3-DQS2_N
DDR3-DQS3_P
DDR3-DQS3_N






Title: DDR3		
A4	Number: TE0712 200_2C3	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	
Filename: DDR3-RAM.SchDoc		Page11 of 16

1

2

3

4



Title: ETH		
A4	Number: TE0712 200_2C3	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	
Filename: ETHERNET.SchDoc		Page12 of 16

1

2

3





4

A

B

C

D








Title: CPLD		
A4	Number: TE0712 200_2C3	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 13 of 16
Filename: CPLD.SchDoc		

1


2

3

4



Title: PWR		
A4	Number: TE0712 200_2C3	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	
Filename: PWR1.SchDoc		Page 14 of 16



		Title: PWR	
		A4	Number: TE0712 200_2C3
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH		Rev. 01
Filename: PWR2.SchDoc		Page 15 of 16	

U_B2B-Connectors
B2B-Connectors.SchDoc

U_B13
B13.SchDoc

U_B14
B14.SchDoc

U_B15
B15.SchDoc

U_B16
B16.SchDoc

U_B34
B34.SchDoc

U_FPGA-MGT
FPGA-MGT.SchDoc

U_FPGA-CFG
FPGA-CFG.SchDoc

U_FPGA-PWR
FPGA-PWR.SchDoc

U_Clock
Clock.SchDoc

U_DDR3-RAM
DDR3-RAM.SchDoc

U_ETHERNET
ETHERNET.SchDoc

U_CPLD
CPLD.SchDoc

U_PWR1
PWR1.SchDoc

U_PWR2
PWR2.SchDoc

Top of Board



Screw M3x4



Screw M3x4



Screw M3x4



Screw M3x4



Distance Holder M3x8




Distance Holder M3x8



Distance Holder M3x8



Distance Holder M3x8



Screw M3x6






Screw M3x6




Screw M3x6




Screw M3x6



Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mmMount.Hole 3.2mm



Title: TE0712		
A4	Number: TE0712 200_2C3	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	
Filename: TE0712.SchDoc		Page16 of 16