






Regarding the usage of our schematics and alike documentation for Trenz module .

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0715 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title: TE0715 - Legal Notices Modules		
	A4	Number: TE0715 21C33-A	Rev. 05
	Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 1 of 20
	Filename: Legal Notices Modules.SchDoc		

TE0715-05




Title: TE0715 - System Overview		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 2 of 20
Filename: Overview.SchDoc		

1		2		3		4	
A	REV	Description					
	-01	Initial revision					
	-02						
	-03						
	-04						
B	-05	1. Revised power supply circuit: replaced obsolete parts U1, U2, U3,U8,U24, Q1 2. Added power supervisor BD39040MUF (U25). Signal PG_DDR_PWR renamed to PG_All (U25) and connected to system controller (U26.27) 3. Signal MIO8 (U5.E18) connected to system controller (U26.8) 4. Power supervisor U23 connected to 3.3VIN power rail (was 3.3V). Added protection diode D5 to U23.3 (#MR input) 5. Revised quantity of decoupling capacitors regarding Xilinx Spec (UG933, v1.13.1) 6. Auxiliary information has been added on Overview, Power_diagram, Legal_Notices pages 7. PCB: Revised layout of power supplies 8. PCB: Revised layout of Samtec B2B signals. The length of the tracks has been changed. Pinout of Samtec B2B connectors not affected 9. SCH & PCB: Full LIB update			VT		
C							
D							

		Title: TE0715 - Revision History			
		A4	Number: TE0715 21C33-A		Rev. 05
		Date: 2022-03-14		Copyright: Trenz Electronic GmbH	
		Filename: Revision Changes.SchDoc			


1		2		3		4	
---	--	---	--	---	--	---	--

Power-on sequencing:



Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VCCIO13	IN	1.2 - 3.3V	+/-3%	HR IO Bank13	-
VCCIO34	IN	1.2 - 3.3V	+/-3%	HR IO Bank34	for XC7Z012/XC7Z015
VCCIO34	IN	1.2 - 1.8V	+/-3%	HP IO Bank34	for XC7Z030
VCCIO35	IN	1.2 - 3.3V	+/-3%	HR IO Bank35	for XC7Z012/XC7Z015
VCCIO35	IN	1.2 - 1.8V	+/-3%	HP IO Bank35	for XC7Z030
VBAT_IN	IN	3.0V	+/-3%	RTC	-
1.8V	OUT	1.8V	+/-3%	Power for Carrier	-
3.3V	OUT	3.3V	+/-3%	Power for Carrier	-
DDR_PWR	OUT	1.35V	+/-3%	Power for Carrier	-



Title: TE0715 - Power Diagram		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 4 of 20
Filename: Power_Diagram.SchDoc		

Special notes:



Title:

TE0715 - Overview

A4

Number: TE0715
21C33-A

Rev. 05


Date: 2022-03-14

Copyright: Trenz Electronic GmbH

Page 5 of 20

Filename: TE0715.SchDoc

Assembly variant: 21C33-A
Created by: VT
Modified by: VT
Modified at: 2022-02-21








B34 16 IO, 8 LVDS Pairs
USB OTG ETH SGMII
PLL CLK IN
GT CLK IN
GTP/GTX 4 Lanes

Pinout diagram for the LSHM-150-04-0-L-DV-A-S-K-TR component. The diagram shows the connection of the component to the LSHM-150-04-0-L-DV-A-S-K-TR component, which has pins 1 to 100. The connections are:

- 1 to 2
- 3 to 4
- 5 to 6
- 7 to 8
- 9 to 10
- 11 to 12
- 13 to 14
- 15 to 16
- 17 to 18
- 19 to 20
- 21 to 22
- 23 to 24
- 25 to 26
- 27 to 28
- 29 to 30
- 31 to 32
- 33 to 34
- 35 to 36
- 37 to 38
- 39 to 40
- 41 to 42
- 43 to 44
- 45 to 46
- 47 to 48
- 49 to 50
- 51 to 52
- 53 to 54
- 55 to 56
- 57 to 58
- 59 to 60
- 61 to 62
- 63 to 64
- 65 to 66
- 67 to 68
- 69 to 70
- 71 to 72
- 73 to 74
- 75 to 76
- 77 to 78
- 79 to 80
- 81 to 82
- 83 to 84
- 85 to 86
- 87 to 88
- 89 to 90
- 91 to 92
- 93 to 94
- 95 to 96
- 97 to 98
- 99 to 100
- 100 to F2

The diagram also shows the connection of the component to the LSHM-150-04-0-L-DV-A-S-K-TR component, which has pins 1 to 100. The connections are:


- 1 to 2
- 3 to 4
- 5 to 6
- 7 to 8
- 9 to 10
- 11 to 12
- 13 to 14
- 15 to 16
- 17 to 18
- 19 to 20
- 21 to 22
- 23 to 24
- 25 to 26
- 27 to 28
- 29 to 30
- 31 to 32
- 33 to 34
- 35 to 36
- 37 to 38
- 39 to 40
- 41 to 42
- 43 to 44
- 45 to 46
- 47 to 48
- 49 to 50
- 51 to 52
- 53 to 54
- 55 to 56
- 57 to 58
- 59 to 60
- 61 to 62
- 63 to 64
- 65 to 66
- 67 to 68
- 69 to 70
- 71 to 72
- 73 to 74
- 75 to 76
- 77 to 78
- 79 to 80
- 81 to 82
- 83 to 84
- 85 to 86
- 87 to 88
- 89 to 90
- 91 to 92
- 93 to 94
- 95 to 96
- 97 to 98
- 99 to 100
- 100 to F2



Rev.	05
------	----

Page 6 of 20


Filename: B2B Connector.SchDoc



Title: TE0715 - Config-MISC		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 7 of 20
Filename: FPGA-MISC.SchDoc		

HW Revision History

Revision	Pin "T16"	Pin "U16"
REV01	Floating	Floating
REV02	Floating	Floating
REV03	Floating	Floating
REV04	GND	Floating
REV05	Floating	GND





Title:


TE0715 - FPGA_B12


A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 8 of 20

Filename: B13.SchDoc




Title: TE0715 - FPGA_B34		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 9 of 20
Filename: B34.SchDoc		











Title: TE0715 - FPGA_MGT		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 13 of 20
Filename: MGT.SchDoc		







Title: TE0715 - ETH_PHY		
A4	Number: TE0715 21C33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 16 of 20
Filename: ETH-PHY.SchDoc		

