








Regarding the usage of our schematics and alike documentation for Trenz module TE0813.
Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation,
even if the design is just adapted or modified.
TE0813 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.
Schematics and other handouts serve for informational purposes only!

Drawn by	ED
Checked by	MR
Assembly variant	2AE61-A
Created by	VG
Modified by	VG
Modified at	2025-12-17



Title: TE0813 - Legal Notices		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 04.05.2026	Copyright: Trenz Electronic GmbH	Page 1 of 30
Filename: Legal Notices Modules.SchDoc		

1		2		3		4																			
A	<table><tr><th>REV</th><th>DATE</th><th>Description</th><th></th></tr><tr><td rowspan="4">-01</td><td>2021-05</td><td>Initial revision</td><td rowspan="4">VT</td></tr><tr><td>2022-03</td><td>Added Table with Supported Voltage Ranges</td></tr><tr><td>2022-05</td><td>Changed DCDC U4 TPS548A28 to MPQ8633BGLE-Z Changed C92 100nF to 1nF</td></tr><tr><td>2022-11</td><td>Added additional Info about Voltage Range</td></tr><tr><td>-02</td><td>2023-07</td><td>1. Change DCDC U11 from EN6347QI to MPM3860GQW-Z and adapted according circuits. 2. Connected DDR4-TEN signals together for U2, U3, U9, and U12 and pulled them low via 499 Ohm resistor R131. Added a testpoint TP3 for DDR4-TEN. 3. Changed voltage rail from 1.35 V to 1.45 V via adapting voltage divider resistors R33 and R38 and changed according voltage rail name PL_GT_1V35 to PL_GT_1V45. 4. Changed voltage rail from 1.05 V to 1.15 V via adaption voltage divider resistors R44 and R46 and changed according rail name PL_GT_1V05 to PL_GT_1V15. 5. Added diode D2 between U41 pin 3 net MR and voltage rail 3.3VIN. 6. Connected enable signal for U11 and U33 from "3.3VIN" to "PG_PL_VCCINT". 7. Added capacitors C137, C147, and C148 for VTT voltage rail. 8. Added resistors R132 (default: not fitted) and R133 to supply U4 VCC either from "PL_DCIN" or from "3.3VIN". 9. Change resistor R92 from 4.22 kOhm to 9.09 kOhm to set current limit to nearly 14.5 A for U4. 10. Added remote sense option: 10.1 R134 for U30 10.2 R135 for U29 10.3 R136 for U31 11. Added decoupling capacitors: 11.1 C210 and C211 for U5. 11.2 C190 for U7. 11.3 C198, C199, and C213 for U8. 11.4 C153, C170...172 for U9 11.5 C196 C197, and C212 for U10. 11.6 C156 and C157 for U12 11.7 C207 and C208 for U14. 11.8 C189 for U17. 11.9 C149...152, C205, and C206 for U18 11.10 C209 and C217 for U21. 11.11 C214...216 for U22. 11.12 C154 and C155 for U24 11.13 C188 and C191 for U26. 11.14 C187 and C195 for U27. 11.15 C203 and C204 for U34. 11.16 C201 for U39. 11.17 C202 for U40. 11.18 C178 for U41. 11.19 C200 for U44. 12. Added testpoints TP4, TP19, TP26. 13. Added UKCA logo. 14. Change 100 nF capacitors C135 and C136 from 6.3 V to 25 V for BOM optimization.</td><td>ED</td></tr></table>						REV	DATE	Description		-01	2021-05	Initial revision	VT	2022-03	Added Table with Supported Voltage Ranges	2022-05	Changed DCDC U4 TPS548A28 to MPQ8633BGLE-Z Changed C92 100nF to 1nF	2022-11	Added additional Info about Voltage Range	-02	2023-07	1. Change DCDC U11 from EN6347QI to MPM3860GQW-Z and adapted according circuits. 2. Connected DDR4-TEN signals together for U2, U3, U9, and U12 and pulled them low via 499 Ohm resistor R131. Added a testpoint TP3 for DDR4-TEN. 3. Changed voltage rail from 1.35 V to 1.45 V via adapting voltage divider resistors R33 and R38 and changed according voltage rail name PL_GT_1V35 to PL_GT_1V45. 4. Changed voltage rail from 1.05 V to 1.15 V via adaption voltage divider resistors R44 and R46 and changed according rail name PL_GT_1V05 to PL_GT_1V15. 5. Added diode D2 between U41 pin 3 net MR and voltage rail 3.3VIN. 6. Connected enable signal for U11 and U33 from "3.3VIN" to "PG_PL_VCCINT". 7. Added capacitors C137, C147, and C148 for VTT voltage rail. 8. Added resistors R132 (default: not fitted) and R133 to supply U4 VCC either from "PL_DCIN" or from "3.3VIN". 9. Change resistor R92 from 4.22 kOhm to 9.09 kOhm to set current limit to nearly 14.5 A for U4. 10. Added remote sense option: 10.1 R134 for U30 10.2 R135 for U29 10.3 R136 for U31 11. Added decoupling capacitors: 11.1 C210 and C211 for U5. 11.2 C190 for U7. 11.3 C198, C199, and C213 for U8. 11.4 C153, C170...172 for U9 11.5 C196 C197, and C212 for U10. 11.6 C156 and C157 for U12 11.7 C207 and C208 for U14. 11.8 C189 for U17. 11.9 C149...152, C205, and C206 for U18 11.10 C209 and C217 for U21. 11.11 C214...216 for U22. 11.12 C154 and C155 for U24 11.13 C188 and C191 for U26. 11.14 C187 and C195 for U27. 11.15 C203 and C204 for U34. 11.16 C201 for U39. 11.17 C202 for U40. 11.18 C178 for U41. 11.19 C200 for U44. 12. Added testpoints TP4, TP19, TP26. 13. Added UKCA logo. 14. Change 100 nF capacitors C135 and C136 from 6.3 V to 25 V for BOM optimization.	ED	A
REV	DATE	Description																							
-01	2021-05	Initial revision	VT																						
	2022-03	Added Table with Supported Voltage Ranges																							
	2022-05	Changed DCDC U4 TPS548A28 to MPQ8633BGLE-Z Changed C92 100nF to 1nF																							
	2022-11	Added additional Info about Voltage Range																							
-02	2023-07	1. Change DCDC U11 from EN6347QI to MPM3860GQW-Z and adapted according circuits. 2. Connected DDR4-TEN signals together for U2, U3, U9, and U12 and pulled them low via 499 Ohm resistor R131. Added a testpoint TP3 for DDR4-TEN. 3. Changed voltage rail from 1.35 V to 1.45 V via adapting voltage divider resistors R33 and R38 and changed according voltage rail name PL_GT_1V35 to PL_GT_1V45. 4. Changed voltage rail from 1.05 V to 1.15 V via adaption voltage divider resistors R44 and R46 and changed according rail name PL_GT_1V05 to PL_GT_1V15. 5. Added diode D2 between U41 pin 3 net MR and voltage rail 3.3VIN. 6. Connected enable signal for U11 and U33 from "3.3VIN" to "PG_PL_VCCINT". 7. Added capacitors C137, C147, and C148 for VTT voltage rail. 8. Added resistors R132 (default: not fitted) and R133 to supply U4 VCC either from "PL_DCIN" or from "3.3VIN". 9. Change resistor R92 from 4.22 kOhm to 9.09 kOhm to set current limit to nearly 14.5 A for U4. 10. Added remote sense option: 10.1 R134 for U30 10.2 R135 for U29 10.3 R136 for U31 11. Added decoupling capacitors: 11.1 C210 and C211 for U5. 11.2 C190 for U7. 11.3 C198, C199, and C213 for U8. 11.4 C153, C170...172 for U9 11.5 C196 C197, and C212 for U10. 11.6 C156 and C157 for U12 11.7 C207 and C208 for U14. 11.8 C189 for U17. 11.9 C149...152, C205, and C206 for U18 11.10 C209 and C217 for U21. 11.11 C214...216 for U22. 11.12 C154 and C155 for U24 11.13 C188 and C191 for U26. 11.14 C187 and C195 for U27. 11.15 C203 and C204 for U34. 11.16 C201 for U39. 11.17 C202 for U40. 11.18 C178 for U41. 11.19 C200 for U44. 12. Added testpoints TP4, TP19, TP26. 13. Added UKCA logo. 14. Change 100 nF capacitors C135 and C136 from 6.3 V to 25 V for BOM optimization.	ED																						
B							B																		
C							C																		
D																									



Title: TE0813 - Power Diagram			
A3	Number: TE0813 2AE61-A	Rev. 02	
Datum: 2021-01-19		Copyright: Trenz Electronic GmbH	Page 4 of 30
Filename: Power_Diagram.SchDoc			

1

2

3

4


Special notes:

A


A

B


B




Mount.Hole 3.2mm für Unterlegscheibe



Mount.Hole 3.2mm für Unterlegscheibe



FIDU-DOT - mini PM3 FIDU-DOT - mini PM4



FIDU-DOT - mini PM5 FIDU-DOT - mini PM6



() ()

FIGURE 10 | **Left**: FIDR plot for the β values of the 1000 SNPs with the lowest p -values. **Right**: FIDR plot for the β values of the 1000 SNPs with the highest p -values.

FIDU-DOT - mini FIDU-DOT - mini

UKCA1

UKCA Logo on Top Overlay

UKCA-TOPOVERLAY

CE1

CE Logo on Top Overlay

CE-TOPOVERLAY

MECH1

TE Address Overlay

LOGO ADDRESS

LOGO1

TE Logo PRINT Layer

LOGO PRINT

Serial
Serial
Serialnumber 6,3 x 6.3mm



Title:	TE0813
--------	--------

A4

Number:	TE0813 2AE61-A
---------	-------------------

Rev. 02

Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 5 of 30
------------------	----------------------------------	--------------

Filename: TE0813.SchDoc

1


2


3


4


D

D










Title:

TE0813 - Config

A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 11 of 30


Filename: CONFIG.SchDoc




Title: TE0813 - B64		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 12 of 30
Filename: B64.SchDoc		





A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 13 of 30
Filename: B65.SchDoc		




Title: TE0813 - B66		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 14 of 30
Filename: B66.SchDoc		








Title: TE0813 - B224 - GTH		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 18 of 30
Filename: B_GT.SchDoc		



Title: TE0813 - ZU_PS_POWER		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 19 of 30
Filename: ZU_PS_POWER.SchDoc		



Title: TE0813 - DDR4_1_RAM		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 21 of 30
Filename: DDR4-RAM.SchDoc		

A

B

C


D

A


B


C


D



Title: TE0813 - DDR4_2_RAM		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 22 of 30
Filename: DDR4-RAM_2.SchDoc		








Title:

TE0813 - DDR4_TERM

A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 25 of 30

Filename: DDR4-TERM.SchDoc





Title: TE0813 - CLOCK		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 26 of 30
Filename: Clock.SchDoc		

PL VCCINT
1st






Filename: POWER.SchDoc












VCCINT_IO & VCCBRAM

Add U33 when -1LI/2LE FPGA is used



Title: TE0813 - POWER_2		
A4	Number: TE0813 2AE61-A	Rev. 02
Date: 06.01.2026	Copyright: Trenz Electronic GmbH	Page 28 of 30
Filename: POWER_1.SchDoc		



PL MGT

Filename: POWER 2.SchDoc

Page 29 of 30

Low-power domain

PS MGT

PS MIO VCCIO



Net Name	Voltage Rail	Low Detect
LP_0V85	0.85 V	0.743 V
3.3VIN	3.3 V	2.941 V