





Regarding the usage of our schematics and alike documentation for Trenz module TE0861.
Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified.
TE0861 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.
Schematics and other handouts serve for informational purposes only!

	Title: TE0861 – Legal Notices Modules		
	A4	Number: TE0861 6BI61QA	Rev. 01
	Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 1 of 35
	Filename: Legal Notices Modules.SchDoc		

1

2

3

4

A

A

B

B

C

C

D

D

REV	Description	
-01	Initial revision	ED/VY

		Title: TE0861 – Revision Changes	
		A4	Rev. 01
		Date: 20.11.2025	Page 2 of 35
		Filename: Revision_Changes.SchDoc	


1

2

3

4

System Overview



Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	5 V - 12 V	+/- 10 %	Module main power supply	-
VCCO_47	IN	1.2 V - 3.3 V	1)	HD IO Bank 47	-
VCCO_48	IN	1.2 V - 3.3 V	1)	HD IO Bank 48	-
VCCO_64	IN	1.0 V ... 1.8 V	+/- 5 %	HP IO Bank 64	-
VCCO_65	IN	1.0 V ... 1.8 V	+/- 5 %	HP IO Bank 65	-
VCCO_66	IN	1.0 V ... 1.8 V	+/- 5 %	HP IO Bank 66	-
PSBATT	IN	1.2 V - 1.5 V	-	RTC / BBRAM	-
3V3	OUT	3.3 V	+/- 3 %	Periphery supply	-
1V8	OUT	1.8 V	+/- 3 %	Periphery supply	-

1) +/- 5 %, - 5 % / +3 % for 3.3 V

I2C Addresses:

Device	Address	Note
MPSoC U1H	-	AMD Zynq Ultrascale+ MPSoC PS
B2B JM1A	-	B2B connector
TPM U36	0x2E	Trusted Platform Modul
EEPROM U17	0x50	MAC-EEPROM with user area
EEPROM U19	0x51	MAC-EEPROM with user area

U_DDR4-TERM
DDR4-TERM.SchDoc

U_ZU_POWER
ZU_POWER.SchDoc

U_ZU_PS_POWER
ZU_PS_POWER.SchDoc

U_POWER_1
POWER_1.SchDoc

U_POWER_2
POWER_2.SchDoc

U_POWER_3
POWER_3.SchDoc

U_POWER_4
POWER_4.SchDoc



Title:

TE0861 – System Overview

A4

Number: **TE0861**
6BI61QA

Rev.
01



Date: 20.11.2025

Copyright: Trenz Electronic GmbH

Page 3 of 35














Filename: TE0861-Overview.SchDoc

Power Supply and Power Sequencing



Title: TE0861 – POWER Overview		
A3	Number: TE0861 6BI61QA	Rev. 01
Datum: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 4 of 35
Filename: POWER_Overview.SchDoc		

Special notes:



Design drawn by: ED
Checked by: MR
Assembly variant: 6BI61QA
Created by: ED
Modified by: ED
Modified at: 2025-10-01



Title: TE0861		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 5 of 35
Filename: TE0861.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



0 V... 3.3 V

0 V... 3.3 V

0 V... 3.3 V

0 V... 3.3 V

MIO	0 ... 1.8 V	Bank 64	0 ... VCCO_64
Bank 47	0 ... VCCO_47	Bank 65	0 ... VCCO_65
Bank 48	0 ... VCCO_48	Bank 66	0 ... VCCO_66




Title: TE0861 – Connector JM1			
A4	Number: TE0861 6BI61QA		Rev. 01
Date: 20.11.2025		Copyright: Trenz Electronic GmbH	Page 6 of 35
Filename: JM1.SchDoc			

1

2

3

4



1

2

3

4

A

A

B

B

C


C

D

D

JM3A

JM3B



ADM6-60-01.5-L-4-2-FR



Title:

TE0861 – Connector JM3

A4

Number:

TE0861
6BI61QA

Rev.

01

Date: 20.11.2025

Copyright: Trenz Electronic GmbH

Page 8 of 35


Filename: JM3.SchDoc

1


2

3


4



Title: TE0861 – B64			
A4	Number: TE0861 6BI61QA		Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH		Page 9 of 35
Filename: B64.SchDoc			



Title: TE0861 – B65		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 10 of 35
Filename: B65.SchDoc		




Title: TE0861 – B_HD		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 12 of 35
Filename: B_HD.SchDoc		

1

2

3

4



Title: TE0861 – B_GT_L		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 14 of 35
Filename: B_GT_L.SchDoc		


1

2


3

4

AC coupling is necessary!



AC coupling is necessary!



AC coupling is necessary!



Title: TE0861 – B_PS_GT		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 16 of 35
Filename: B_PS_GT.SchDoc		

1

2

3

4

A

A

B

B

C

C

D

D

U1J

BANK 504 PSDDR

VCCO_PSDDR_504	PS_DDR_CK0
VCCO_PSDDR_504	PS_DDR_CK_N0
VCCO_PSDDR_504	PS_DDR_CKE0
VCCO_PSDDR_504	PS_DDR_CK1
VCCO_PSDDR_504	PS_DDR_CK_N1
VCCO_PSDDR_504	PS_DDR_CKE1
VCC_PSDDR_PLL	PS_DDR_A0
VCC_PSDDR_PLL	PS_DDR_A1
VCC_PSDDR_PLL	PS_DDR_A2
VCC_PSDDR_PLL	PS_DDR_A3
VCC_PSDDR_PLL	PS_DDR_A4
VCC_PSDDR_PLL	PS_DDR_A5
VCC_PSDDR_PLL	PS_DDR_A6
VCC_PSDDR_PLL	PS_DDR_A7
VCC_PSDDR_PLL	PS_DDR_A8
VCC_PSDDR_PLL	PS_DDR_A9
VCC_PSDDR_PLL	PS_DDR_A10
VCC_PSDDR_PLL	PS_DDR_A11
VCC_PSDDR_PLL	PS_DDR_A12
VCC_PSDDR_PLL	PS_DDR_A13
VCC_PSDDR_PLL	PS_DDR_A14
VCC_PSDDR_PLL	PS_DDR_A15
VCC_PSDDR_PLL	PS_DDR_A16
VCC_PSDDR_PLL	PS_DDR_A17
PS_DDR_CS_N0	
PS_DDR_CS_N1	
PS_DDR_BA0	
PS_DDR_BA1	
PS_DDR_BG0	
PS_DDR_BG1	
PS_DDR_PARITY	
PS_DDR_RAM_RST_N	
PS_DDR_ACT_N	
PS_DDR_ALERT_N	
PS_DDR_ZQ	
PS_DDR_ODT0	
PS_DDR_ODT1	

XCZU6EG-1FFVC900I

AJ26 DDR4-CLK0_P
AJ27 DDR4-CLK0_N
AJ25 DDR4-CKE0

D80
D80

AG23
AG24
AH27
AK25 DDR4-A0
AK28 DDR4-A1
AK27 DDR4-A2
AH24 DDR4-A3
AK24 DDR4-A4
AJ30 DDR4-A5
AE22 DDR4-A6
AE25 DDR4-A7
AE23 DDR4-A8
AE24 DDR4-A9
AD22 DDR4-A10
AH23 DDR4-A11
AF21 DDR4-A12
AG21 DDR4-A13
AF22 DDR4-A14
AF23 DDR4-A15
AD21 DDR4-A16
AD20 DDR4-A17

AJ24 DDR4-CS
AG25

AG26 DDR4-BA0
AF25 DDR4-BA1

AF26 DDR4-BG0
AD26 DDR4-BG1

AC14 DDR4-PAR
AC16 DDR4-RESET
AC17 DDR4-ACT
AD19 DDR4-ALERT

AC23 R17 240R GND

AJ29 DDR4-ODT0
AH26

U1K

BANK 504 PSDDR

PS_DDR_DQ0	PS_DDR_DQ32
PS_DDR_DQ1	PS_DDR_DQ33
PS_DDR_DQ2	PS_DDR_DQ34
PS_DDR_DQ3	PS_DDR_DQ35
PS_DDR_DQ4	PS_DDR_DQ36
PS_DDR_DQ5	PS_DDR_DQ37
PS_DDR_DQ6	PS_DDR_DQ38
PS_DDR_DQ7	PS_DDR_DQ39
PS_DDR_DQ8	PS_DDR_DQ40
PS_DDR_DQ9	PS_DDR_DQ41
PS_DDR_DQ10	PS_DDR_DQ42
PS_DDR_DQ11	PS_DDR_DQ43
PS_DDR_DQ12	PS_DDR_DQ44
PS_DDR_DQ13	PS_DDR_DQ45
PS_DDR_DQ14	PS_DDR_DQ46
PS_DDR_DQ15	PS_DDR_DQ47
PS_DDR_DQ16	PS_DDR_DQ48
PS_DDR_DQ17	PS_DDR_DQ49
PS_DDR_DQ18	PS_DDR_DQ50
PS_DDR_DQ19	PS_DDR_DQ51
PS_DDR_DQ20	PS_DDR_DQ52
PS_DDR_DQ21	PS_DDR_DQ53
PS_DDR_DQ22	PS_DDR_DQ54
PS_DDR_DQ23	PS_DDR_DQ55
PS_DDR_DQ24	PS_DDR_DQ56
PS_DDR_DQ25	PS_DDR_DQ57
PS_DDR_DQ26	PS_DDR_DQ58
PS_DDR_DQ27	PS_DDR_DQ59
PS_DDR_DQ28	PS_DDR_DQ60
PS_DDR_DQ29	PS_DDR_DQ61
PS_DDR_DQ30	PS_DDR_DQ62
PS_DDR_DQ31	PS_DDR_DQ63
PS_DDR_DQS_P0	PS_DDR_DQS_P0
PS_DDR_DQS_N0	PS_DDR_DQS_N0
PS_DDR_DQS_P1	PS_DDR_DQS_P1
PS_DDR_DQS_N1	PS_DDR_DQS_N1
PS_DDR_DQS_P2	PS_DDR_DQS_P2
PS_DDR_DQS_N2	PS_DDR_DQS_N2
PS_DDR_DQS_P3	PS_DDR_DQS_P3
PS_DDR_DQS_N3	PS_DDR_DQS_N3
PS_DDR_DQS_P4	PS_DDR_DQS_P4
PS_DDR_DQS_N4	PS_DDR_DQS_N4
PS_DDR_DQS_P5	PS_DDR_DQS_P5
PS_DDR_DQS_N5	PS_DDR_DQS_N5
PS_DDR_DQS_P6	PS_DDR_DQS_P6
PS_DDR_DQS_N6	PS_DDR_DQS_N6
PS_DDR_DQS_P7	PS_DDR_DQS_P7
PS_DDR_DQS_N7	PS_DDR_DQS_N7
PS_DDR_DQS_P8	PS_DDR_DQS_P8
PS_DDR_DQS_N8	PS_DDR_DQS_N8

Y24 DQ32
Y25 DQ33
AA25 DQ34
AA26 DQ35
AC26 DQ36
AD24 DQ37
AD25 DQ38
AC24 DQ39
W27 DQ40
W26 DQ41
W24 DQ42
W25 DQ43
U26 DQ44
U27 DQ45
U25 DQ46
U24 DQ47
AA30 DQ48
AB29 DQ49
AB30 DQ50
AB28 DQ51
AC27 DQ52
AD27 DQ53
AD29 DQ54
AD30 DQ55
AA28 DQ56
AA27 DQ57
Y28 DQ58
Y27 DQ59
W30 DQ60
W30 DQ61
Y28 DQ62
Y29 DQ63
AE27 DQ64
AF28 DQ65
AG28 DQ66
AE28 DQ67
AH30 DQ68
AF30 DQ69
AG30 DQ70
AE30 DQ71

XCZU6EG-1FFVC900I



Title:

TE0861 - PS_DDR

A4

Number:

TE0861
6BI61QA

Rev.

01

Date: 20.11.2025

Copyright: Trenz Electronic GmbH

Page 17 of 35


Filename: PS_DDR.SchDoc

1

2


3

4



Title: TE0861 – CONFIG		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 18 of 35
Filename: CONFIG.SchDoc		





		Title: TE0861 - ZU_PS_POWER	
		A4	Number: TE0861 6BI61QA
Date: 20.11.2025		Copyright: Trenz Electronic GmbH	
Filename: ZU_PS_POWER.SchDoc		Page 20 of 35	

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0861 – DDR4-RAM_1		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 17.12.2025	Copyright: Trenz Electronic GmbH	Page 21 of 35
Filename: DDR4-RAM_1.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0861 – DDR4-RAM_2		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 17.12.2025	Copyright: Trenz Electronic GmbH	Page 22 of 35
Filename: DDR4-RAM_2.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0861 – DDR4-RAM_3		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 17.12.2025	Copyright: Trenz Electronic GmbH	Page 23 of 35
Filename: DDR4-RAM_3.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0861 – DDR4-RAM_4		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 17.12.2025	Copyright: Trenz Electronic GmbH	Page 24 of 35
Filename: DDR4-RAM_4.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0861 – DDR4-RAM_5		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 17.12.2025	Copyright: Trenz Electronic GmbH	Page 25 of 35
Filename: DDR4-RAM_5.SchDoc		

1

2

3

4



1

2


3

4

U14D

A1	NC	NC	H2
A2	NC	NC	H3
A8	NC	NC	H12
A9	NC	NC	H13
A10	NC	NC	H14
A11	NC	NC	J1
A12	NC	NC	J2
A13	NC	NC	J3
A14	NC	NC	J12
B1	NC	NC	J13
B7	NC	NC	J14
B8	NC	NC	K1
B9	NC	NC	K2
B10	NC	NC	K3
B11	NC	NC	K12
B12	NC	NC	K13
B13	NC	NC	K14
B14	NC	NC	L1
C1	NC	NC	L2
C3	NC	NC	L3
C7	NC	NC	L12
C8	NC	NC	L13
C9	NC	NC	L14
C10	NC	NC	M1
C11	NC	NC	M2
C12	NC	NC	M3
C13	NC	NC	M7
C14	NC	NC	M8
D1	NC	NC	M9
D2	NC	NC	M10
D3	NC	NC	M11
D4	NC	NC	M12
D12	NC	NC	M13
D13	NC	NC	M14
D14	NC	NC	N1
E1	NC	NC	N3
E2	NC	NC	N6
E3	NC	NC	N7
E12	NC	NC	N8
E13	NC	NC	N9
E14	NC	NC	N10
F1	NC	NC	N12
F2	NC	NC	N13
F3	NC	NC	N14
F12	NC	NC	P1
F13	NC	NC	P2
F14	NC	NC	P8
G1	NC	NC	P9
G2	NC	NC	P11
G12	NC	NC	P12
G13	NC	NC	P13
G14	NC	NC	P14
H1	NC	NC	


IS21EF08G-JCLI



U14C

A6	RFU/VSS
A7	RFU
C5	RFU/NC
E5	RFU
E8	RFU
E9	RFU
F10	RFU
F10	RFU
G3	RFU/NC
G10	RFU
H5	RFU/DS
J5	RFU/VSS
K6	RFU
K7	RFU
K10	RFU
P7	RFU/NC
P10	RFU

IS21EF08G-JCLI




Title: TE0861 – eMMC		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 27 of 35
Filename: eMMC.SchDoc		

1


2

3

4



Title: TE0861 – ETH0-PHY		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 28 of 35
Filename: ETH0-PHY.SchDoc		



PHY Addr: 0x07
LEDPOL -> Active Low
LEDPOL -> Active Low
MAGJACK normal mode
responds only to assigned PHY Addr.
individual LED mode


Mode:
- Auto-Neg. Enabled
- Auto MDIX Enabled
- EEE Enabled
- Asym & Sym Pause Advertised
CLK125 disabled

If ETH1 LED0# and/or LED1# are
used as GPO assembling R134/R135
may be necessary.



Title: TE0861 – ETH1-PHY		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 29 of 35
Filename: ETH1-PHY.SchDoc		





	USB3320	USB3340
L19	Ferrite Bead	DNP
L20	Ferrite Bead	DNP
C228	4.7 uF	1.0 uF
C229	0.47 uF	1.0 uF
C230	0.47 uF	1.0 uF






Title: TE0861 – USB-PHY			
A4	Number: TE0861 6BI61QA	Rev. 01	
Date: 20.11.2025	Copyright: Trenz Electronic GmbH		Page 30 of 35
Filename: USB-PHY_SchDoc			

Required VCCINT	R100	R102	Calculated VCCINT	Speedgrade*	Current
0.85 V	5.6 kOhm	8.06 kOhm	0.847 V	-1 / -2	30 A
0.90 V	6.49 kOhm	8.06 kOhm	0.903 V	-3	30 A






* Low Power Options are not supported.




Title: TE0861 – POWER 1		Rev. 01	
A4	Number: TE0861 6BI61QA	Page 32 of 35	
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Filename: POWER_1.SchDoc	



Title: TE0861 – POWER 2		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 33 of 35
Filename: POWER_2.SchDoc		



Title: TE0861 – POWER 3		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 34 of 35
Filename: POWER_3.SchDoc		



Title: TE0861 – POWER 4		
A4	Number: TE0861 6BI61QA	Rev. 01
Date: 20.11.2025	Copyright: Trenz Electronic GmbH	Page 35 of 35
Filename: POWER_4.SchDoc		