





1

2

3

4

A

B

C

D

REV	Description	
-01	Initial revision	
-02	1. CSI CLK line moved to MRCC pin, CSI lanes swap -> DONE 2. CSI camera GPIO moved to MIO GPIO -> DONE 3. RPi GPIO 14,15 moved from MIO to PL -> DONE 4. add C for SD Card VCC (required by SD spec) 47uF ->DONE 5. add C for RPi camera - prevent voltage drop at camera init - 47uF ? or R + 47uf ->DONE 6. fix MODE pin strapping -> DONE 7. LED change 0603 (cheaper) -> DONE 8. add POWER connector 2 pin -> DONE (2pin 2.54mm) 9. change HDMI ESD to ESD+EMI -> DONE (replaced on EMI4192) 10. fix HDMI HPD and backpower? how? -> fix reset 11. DSI find solution for LS mode 12. fix XADC power caps -> DONE 13. change LPDDR2 ->> DDR3L -> DONE	
-03	1. make variants: a) default with DDR3L 128Mb; b) TE0726-03M with DDR3L 512Mb; c) TE0726-03L with DDR3L 128Mb, without usb's, eth_phy, connectors usb, RJ-45, CSI,DSI,HDMI, jack 3.5mm -> done 2. replace FTDI on 56pins package -> done 3. move LED's as raspberry pi 3 -> done 4. replace POWER connector on right angle connector -> done (not fitted) 5. make corect conection PUDC pin -> done 6. optimize BOM, replace on cheaper components -> done (replace HDMI, DSI/CSI connector, USB stacked connectors, RJ-45, power connector)	
-03a	1. VBUS Resistor R94 replaced by 10k ohm (was 12k1)	VY (08.04.2019)
-04	1. EOL components U16, U17 , U19, U20 (EN5311QI) were replaced by MPM3834CGPA; 2. Added MIC bias power L12, C114 , R151 (Page 16); 3. Added Legal notices (Page 1); 4. Added power diagram (Page 4); 5. Added S1 switch and R152 for "JTAG only mode" enable (Page 8); 6. The signals were renamed: - SPI-DQ0/M0 ----> SPI-DQ0/M3, - SPI-DQ3/M3 ----> SPI-DQ3/M0 according to AMD Table 6-4 (Page 8); 7. ECC function has been added for U8 (Page 11); 7.1 Added I2C level shifter U12 for DDR3 ECC function (Page 11); 7.2 Added Buffers U24, U25 to match the level of signals (Page 6); 7.3. Added Diode D7, resistors R155, R160. 8. EOL components L1, L2, L3, L4, L6, L7, L9, L10 BKP0603HS121-T replaced by MPZ0603S121HT000. 9. EOL components D8, D9 SP5001-04TTG replaced by EMI8042MUTAG. 10. Resistors R80-R82 replaced by 10k ohm (was 1k43). 11. Added Testpoints TP15 - TP20. 12. The type of testpoints TP1 - TP14 was updated. Diameter changed from 0.8 mm to 1 mm. 13. CEC function is not supported. L11 was removed. C127, D5, R140, R42 are DNP. 14. Power-up sequencing was updated for new DC-DC supplies. 15. Capacitors C29, C32, C33 replaced by 470nF (was 100nF).	VG (06.10.2023)
-04a	1. Removed Diligent licence (MISC1).	ED (16.06.2025)



Title:Revision_Changes

A4

Number:TE072641C98-A

Rev.04

Date:2023-03-20

Copyright: Trenz Electronic GmbH

Page2 of 18


Filename:Revision_Changes.SchDoc

1


2

3

4




Power-on sequencing:



Supported Voltage Ranges:







Power Rail	Direction	Range	Tolerance	Description	Note
5V	OUT	5V	+/-5%	Micromodule Power	-
USB_B_Vbus	IN	5V	+/-5%	Micromodule Power	-
3.3V	OUT	3.3V	+/-3%	Micromodule Power	-



U_PowerSupply
PowerSupply.SchDoc




		Title: Power_Diagram	
		A4	Number: TE0726 41C98-A
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Rev. 04
Filename: Power_Diagram.SchDoc		Page 4 of 18	




Title: PowerSupply		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 14.03.2024	Copyright: Trenz Electronic GmbH	Page 5 of 18
Filename: PowerSupply.SchDoc		

5V GND J5
Wire to board, 2 pol. header 90°




		Title: FPGA B34	
		A4 Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Page 6 of 18
Filename: FPGA_B34.SchDoc			

U1B




XC7Z010-1CLG225C

B35



D100



Title: FPGA B35			
A4	Number: TE0726 41C98-A		Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Page7 of 18
Filename: FPGA_B35.SchDoc			








Table 6-4: Boot Mode MIO Strapping Pins

Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]
Boot Devices							
JTAG Boot Mode; cascaded is most common ⁽¹⁾		0	0	0	0	JTAG Chain Routing ⁽²⁾	
NOR Boot ⁽³⁾		0	0	1	0		
NAND		0	1	0	0		
Quad-SP ⁽³⁾		1	0	0	0		
SD Card		1	1	0	0	1: Independent mode	

XC7Z010-1CLG225C



Title:

FPGA MIO

A4

Number:

TE0726
41C98-A

Rev.

04

Date: 2023-03-20

Copyright: Trenz Electronic GmbH

Page8 of 18

Filename:



FPGA_MIO.SchDoc

1

2

3

4




Title: FPGA PWR			
A4	Number: TE0726 41C98-A		Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Page9 of 18
Filename: FPGA_CFG.SchDoc			

1

2

3

4






Title: FPGA RAM		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH	
Page 10 of 18		
Filename: FPGA_RAM.SchDoc		

1


2

3

4





REV04





DDR3-DQU

DDR3-DQL





REV04








I2C Address: 0x18




Title: DDR Memory		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH	
Filename: DDR3-RAM.SchDoc		Page11 of 18












Title: USB		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH	
Filename: USB-PHY.SchDoc		Page12 of 18



			
Title: Connectors			
A4	Number: TE0726 41C98-A	Rev. 04	
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Page15 of 18
Filename: RPi-USB-HUB.SchDoc			



CSI Camera: 0x64
CSI Camera sensor: 0x10





Title: Connectors		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH	
Filename: RPi-CAM-LCD.SchDoc	Page16 of 18	

1


2

3




4



PCB Rule



PCB Rule





Title: USB ETHERNET		
A4	Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH	Page17 of 18
Filename: PRI-USB-ETH-CON.SchDoc		

1

2

3

4



		Title: CPLD	
		Number: TE0726 41C98-A	Rev. 04
Date: 2023-03-20	Copyright: Trenz Electronic GmbH		Page18 of 18
Filename: SC.SchDoc			