



TEB0912 CPLD

Revision v.40

Exported on 2025-07-21

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	3
3	Table of Tables	4
4	Overview	5
4.1	Feature Summary	5
4.2	Firmware Revision and supported PCB Revision	5
5	Product Specification	6
5.1	Port Description	6
5.2	Functional Description	14
5.2.1	JTAG	14
5.2.2	Boot Mode	14
5.2.3	Power	14
5.2.4	I2C	19
	Internal Registers	19
	Transfer state machine	22
	Sensors on board	23
5.2.5	LED	28
6	Appx. A: Change History and Legal Notices	30
6.1	Revision Changes	30
6.2	Document Change History	30
6.3	Legal Notices	31
6.4	Data Privacy	31
6.5	Document Warranty	31
6.6	Limitation of Liability	31
6.7	Copyright Notice	31
6.8	Technology Licenses	31
6.9	Environmental Protection	31
6.10	REACH, RoHS and WEEE	32

2 Table of Figures

Figure 1: Power Sequencing State Machine.....	16
Figure 2: I2C	19
Figure 3: Data Transfer State Machine	22

3 Table of Tables

Table 1: CPLD access.....	14
Table 2: Boot Mode table	14
Table 3: PG and EN Signals	14
Table 4: Power sequencing table	17
Table 5: Registers	20
Table 6: Sensors	23
Table 7: Green LED States.....	28
Table 8: Red LED States	29

4 Overview

\$body

Lattice MachXO2-4000HC is a CPLD chip, that is used in TEB0912 board as a system management controller. The system controller implements power management same as power sequencing, . Rather than power management is the system controller responsible for reset generation, zynq initial configuration. System controller contains of some additional features same as debouncing the power button and displaying the power status with LEDs. The JTAG and UART interfaces are routed in the firmware of CPLD from FTDI chip to FPGA. In this board the CPLD is responsible for controlling and monitoring of power supply of the board. There are various DC-DC converter or regulators , one input current sensor and six temperature sensors. To control every converter chip or regulator monitors CPLD power good outputs of regulators or DC-DC converters continuously to avoid over-voltage in the power system. System controller reads the measured temperature of all temperature sensors continuously to avoid over-temperature in regulators or DC-DC converter chips. The firmware of CPLD contains of various subsystems same as i2c master and i2c slave subsystems. I2c master reads the data of current sensor and 6 temperature sensors , that measure the temperature of DC-DC converter chips. I2c slave is responsible for communicating with FPGA to read register addresses and write the measured data in FPGA.

4.1 Feature Summary

- Power Management
- Reset Management
- JTAG Routing
- Boot Mode
- User IOs
- LED and power state display
- UART
- I2C Slave
- I2C Master
- I2C to GPIO
- RAM Memory
- Data Management State Machine
- Temperature Sensor TMP461
- Current Sensor INA219AIDCNR

4.2 Firmware Revision and supported PCB Revision

See Document Change History

5 Product Specification

5.1 Port Description

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
ALERT_N	in	B3 3	--- (UP)	+3.3V_ STB	Digital output . Interrupt or SMBus alert output of temperature sensors (TMP461AIRUNT-U43,U47,U52,U57,U4) and temperature sensor with integrated fan control (LM96163-U61) / currently_not_used
CPLD_DEBUG0	inout	A4 1	NONE (UP)	+3.3V_ STB	CPLD debug pin 0
CPLD_DEBUG1	inout	A2	UP (UP)	+3.3V_ STB	CPLD debug pin 1 -- → For monitoring of I2C master clock (SCL)
CPLD_DEBUG2	inout	B1	UP (UP)	+3.3V_ STB	CPLD debug pin 2 -- → For monitoring of I2C master data (SDA)
CPLD_DEBUG3	inout	A3	--- (NONE)	+3.3V_ STB	CPLD debug pin 3 / currently_not_used
CPLD_HD0	inout	B3	UP (UP)	+3.3V_ STB	High density IOs select 0
CPLD_HD1	inout	B2 8	UP (UP)	+3.3V_ STB	High density IOs select 1
EN_VCCINT	out	B2 2	NONE (DOWN)	+3.3V_ STB	Enable pin for +0.85V DC-DC converter (LTM4630EY-U42A)
EN_VTT_DDR	out	A2 2	NONE (DOWN)	+3.3V_ STB	Enable pin for 2A Peak Sink/Source DDR Termination Regulator (TPS51206-U2, U3)

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
EN+0.85V_G T_AVCC_PS/ EN_0V85_GT _AVCC_PS	out	B2 1	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator (TPS74801DRC-U45)
EN+0.9V_GT _AVCC/ EN_0V9_GT_ AVCC	out	B1 4	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +0.9V output voltage (LTM4644EY-U44)
EN+1.0V/ EN_1V0	out	A4 6	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator with +1.0V output voltage (TPS74801DRC-U13)
EN+1.2V_DD R/ EN_1V2_DDR	out	A3 4	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +1.2V output voltage (LTM4644EY-U53)
EN+1.2V_GT _AVTT/ EN_1V2_GT_ AVTT	out	B1 6	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +1.2V output voltage (LTM4644EY-U48)
EN+1.2V_PLL _PS/ EN_1V2_PLL _PS	out	A1 5	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator (TPS74801DRC-U46)
EN+1.3V_MG T_PS/ EN_1V3_GT_ PS	out	B1 5	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +1.37V output voltage (LTM4644EY-U44)

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
EN+1.8V/ EN_1V8	out	B1 3	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +1.8V output voltage (LTM4644EY-U53)
EN+1.8V_AUX/ EN_1V8_AUX	out	A3 0	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U49,U50,U51)
EN+1.8V_GT_AVTT_PS/ EN_1V8_GT_AVTT_PS	out	B2 0	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U54)
EN+2.5V_DDR/ EN_2V5_DDR	out	A4 4	NONE (DOWN)	+3.3V_ STB	Enable pin for 1.5A low-dropout linear regulator with +2.5V output voltage (TPS74801DRC-U55, U56)
EN+2V_MGT_PS/ EN_2V0_GT_PS	out	A2 1	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +2.0V output voltage (LTM4644EY-U48)
EN+3.3V/ EN_3V3	out	B1 8	NONE (DOWN)	+3.3V_ STB	Enable pin for quad DC-DC microModule regulator with configurable 4A output array for +3.3V output voltage (LTM4644EY-U1)
EN+5V_BIAS/ EN_5V_VBIAS	out	A1 7	NONE (DOWN)	+3.3V_ STB	Enable pin for low dropout linear regulator with +5V output voltage (ADP7102ACPZ-U58)
EXT_STATUS_LED_G	out	B9	--- (NONE)	+3.3V_ STB	External status LED green (J40-Pin2) / currently_not_used
EXT_STATUS_LED_R	out	A2 5	--- (NONE)	+3.3V_ STB	External status LED red (J40-Pin3) / currently_not_used

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
FAN_EN	out	B2 9	NONE (UP)	+3.3V_ STB	Enables a smart high-side power switch to drive the FAN (BTS41411N-U60)
FPGA_DONE	in	A2 4	NONE (UP)	+3.3V_ STB	FPGA PL configuration done indicator
FTDI_PWR_EN_N	in	A3 6	NONE (UP)	+3.3V_ STB	Active low power enable output of FTDI chip (FT2232H56Q-U38)
FTDI_RX	out	A3 5	NONE (NONE)	+3.3V_ STB	UART RXD of FTDI chip (FT2232H56Q-U38)
FTDI_TCK	in	A4 5	UP (NONE)	+3.3V_ STB	FTDI JTAG clock pin (FT2232H56Q-U38)
FTDI_TDI	in	A4 7	UP (NONE)	+3.3V_ STB	FTDI JTAG data input pin (FT2232H56Q-U38)
FTDI_TDO	out	A4 8	NONE (NONE)	+3.3V_ STB	FTDI JTAG data output pin (FT2232H56Q-U38)
FTDI_TMS	in	B3 4	NONE (NONE)	+3.3V_ STB	FTDI JTAG mode select pin (FT2232H56Q-U38)
FTDI_TX	in	B2 7	UP (NONE)	+3.3V_ STB	UART TXD of FTDI chip (FT2232H56Q-U38)
I2C_SCL_CPLD	inout	B3 2	NONE (UP)	+3.3V_ STB	I2C clock pin that connected to all temperature sensors and current sensor
I2C_SDA_CPLD	inout	A4 2	NONE (UP)	+3.3V_ STB	I2C data pin that connected to all temperature sensors and current sensor

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
JTAGEN	in	B30	--- (DOWN)	+3.3V_ STB	JTAG enable input pin of CPLD (Dip switch S4-1) If logical low, JTAG routed to FPGA. If logical high, CPLD access.
MIO30 / MIO30_UART 0_RXD	out	A8	NONE (NONE)	+1.8V	MIO30 pin of FPGA (XCZU11EG-1FFVC1760I- U30R)
MIO31 / MIO31_UART 0_TXD	in	A9	UP (NONE)	+1.8V	MIO31 pin of FPGA (XCZU11EG-1FFVC1760I- U30R)
MIO32 / MIO32_UART 1_TXD	in	B8	--- (NONE)	+1.8V	MIO32 pin of FPGA (XCZU11EG-1FFVC1760I- U30R) <i>/currently_not_used</i>
MIO33 / MIO33_UART 1_RXD	out	B7	--- (NONE)	+1.8V	MIO33 pin of FPGA (XCZU11EG-1FFVC1760I- U30R) <i>/currently_not_used</i>
MR	out	A26	UP (UP)	+3.3V_ STB	Manual-reset that connected to MR pin of ultralow supply-current voltage monitor chip (TPS3106K33DBVR-U73)
NetU68_B2		B2	---		<i>/currently_not_used</i>
PG_VCCINT	in	B23	NONE (UP)	+3.3V_ STB	Power good pin for +0.85V DC-DC converter (LTM4630EY-U42A)
PG+0.85V_G T_AVCC_PS/ PG_0V85_GT _AVCC_PS	in	B12	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator for +0.85V output voltage (TPS74801DRC-U45)

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
PG+0.9V_GT _AVCC/ PG_0V9_GT_ AVCC	in	A1 8	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +0.9V output voltage (LTM4644EY-U44)
PG+1.0V/ PG_1V0	in	B3 5	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +1.0V output voltage (TPS74801DRC-U13)
PG+1.2V_DD R/ PG_1V2_DDR	in	A3 3	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +1.2V output voltage (LTM4644EY-U53)
PG+1.2V_GT _AVTT/ PG_1V2_GT_ AVTT	in	A1 1	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +1.2V output voltage (LTM4644EY-U48)
PG+1.2V_PLL _PS/ PG_1V2_PLL _PS	in	A2 8	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator for +1.2V output voltage (TPS74801DRC-U46)
PG+1.3V_MG T_PS/ PG_1V3_MG T_PS	in	A2 0	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +0.9V output voltage (LTM4644EY-U44)
PG+1.8V/ PG_1V8	in	B2 5	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +1.8V output voltage (LTM4644EY-U53)

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
PG+1.8V_AUX/ PG_1V8_AUX	in	A2 7	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U50)
PG+1.8V_AUX_PS/ PG_1V8_AUX_PS	in	B1 0	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U51)
PG+1.8V_GT_AUX/ PG_1V8_GT_AUX	in	A1 3	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U49)
PG+1.8V_GT_AVTT_PS/ PG_1V8_GT_AVTT_PS	in	A1 6	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +1.8V output voltage (TPS74801DRC-U54)
PG+2.5V_DDR/ PG_2V5_DDR	in	A3 2	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +2.5V output voltage (TPS74801DRC-U55)
PG+2.5V_PL_DDR/ PG_2V5_PL_DDR	in	A3 8	NONE (UP)	+3.3V_ STB	Power good pin for 1.5A low-dropout linear regulator with +2.5V output voltage (TPS74801DRC-U56)
PG+2V_MGT_PS/ PG_2V_MGT_PS	in	A1	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array for +2.0V output voltage (LTM4644EY-U48)
PG+3.3V/ PG_3V3	in	A2 3	NONE (UP)	+3.3V_ STB	Power good pin for quad DC-DC microModule regulator with configurable 4A output array with +3.3V output voltage (LTM4644EY-U1)

Name / opt. VHDL Name	Direction	Pin	Pullup/ Down (HW)	Bank Power	Description
PWR_BTN	in	A1 2	UP (UP)	+3.3V_ STB	Power button input (J40-Pin1)
PWR_STAT_ GRN	out	B2 4	NONE (NONE)	+3.3V_ STB	Red LED for power status display (D11-Red)
PWR_STAT_ RED	out	A3 1	NONE (NONE)	+3.3V_ STB	Green LED for power status display (D12-Green)
SRST_B	inout	B5	NONE (UP)	+1.8V	PS software reset (Active Low) (XCZU11EG-1FFVC1769I- U30S)
TCK	out	A5	NONE (NONE)	+1.8V	Zynq JTAG clock pin (XCZU11EG-1FFVC1760I- U30S)
TDI	out	B4	NONE (NONE)	+1.8V	Zynq JTAG data input pin (XCZU11EG-1FFVC1760I- U30S)
TDO	in	A6	NONE (NONE)	+1.8V	Zynq JTAG data output pin (XCZU11EG-1FFVC1760I- U30S)
THERM_N	in	A4 0	--- (UP)	+3.3V_ STB	Overtemperature thermal shutdown pin of temperature sensors (TMP461, U43,U47,U52,U57,U4) and temperature sensor with integrated fan control (LM96163-U61) / currently_not_used
TMS	out	A7	NONE (NONE)	+1.8V	Zynq JTAG mode select pin (XCZU11EG-1FFVC1760I- U30S)

5.2 Functional Description

5.2.1 JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA is multiplexed via JTAGEN pin of CPLD (B30) (logical one for CPLD, logical zero for FPGA).

CPLD JTAGEN (Dip switch S4-1)	Description
0	FPGA access
1	CPLD access

Table 1: CPLD access

5.2.2 Boot Mode

TEB0912 supports JTAG, QSPI and SD card boot modes. Boot mode depends on the logic state of S2 dip switch pins that are connected with FPGA boot mode configuration pins.

S2-4	S2-3	S2-2	S2-1	Boot Mode
OFF	OFF	OFF	OFF	PS JTAG
OFF	OFF	ON	OFF	Quad-SPI (32b)
ON	ON	ON	OFF	SD1 LS (3.0)

Table 2: Boot Mode table

5.2.3 Power

In this board the CPLD is responsible for controlling and monitoring of output voltage and temperature of regulators and DC-DC converters. To control every converter chip or regulator the CPLD monitors power good signal of regulators or DC-DC converters continuously to avoid over-voltage in the power system.

Enable Signal	Power Good Signal	Schematic Page	Input power Net	Regulator/ DC-DC Converter	Designator	Output power Net
EN+1.0V	PG+1.0V	PCle_Switch_PWR	+1.37V	TPS74801DR C	U13	+1.0V

Enable Signal	Power Good Signal	Schematic Page	Input power Net	Regulator/ DC-DC Converter	Designator	Output power Net
EN+2.5V_DDR	PG+2.5V_DDR PG+2.5V_PL_DDR	POWER3 POWER3	+3.3V +3.3V	TPS74801DR C TPS74801DR C	U55 <u>U56</u>	+2.5V_DDR R +2.5V_PL_DDR
EN+1.8V	PG+1.8V	POWER3	+12V	LMT4644EY	U54	+1.8V
EN+1.2V_DDR	PG+1.2V_DDR	POWER3	+12V	LMT4644EY	U53	+1.2V_DDR R
EN+1.8V_AUX	PG+1.8V_AUX PG+1.8V_GT_AUX PG+1.8V_AUX_PS	POWER2 POWER2 POWER2	+2V_MGT_PS +2V_MGT_PS +2V_MGT_PS	TPS74801DR C TPS74801DR C TPS74801DR C	U50 U49 U51	+1.8V_AUX X +1.8V_GT_AUX +1.8V_AUX_PS
EN+1.2V_PLL_PS	PG+1.2V_PLL_PS	POWER1	+1.37V	TPS74801DR C	U46	+1.2V_PLL_PS
EN+0.85V_GT_AVCC_PS	PG+0.85V_GT_AVCC_PS	POWER1	+1.37V	TPS74801DR C	U45	+0.85V_GT_AVCC_PS
EN+1.8V_GT_AVTT_PS	PG+1.8V_GT_AVTT_PS	POWER3	+2V_MGT_PS	TPS74801DR C	U54	+1.8V_GT_AVTT_PS
EN+1.2V_GT_AVTT	PG+1.2V_GT_AVTT	POWER2	+12V	LTM4644EY	U48	+1.2V_GT_AVTT
EN+5V_BIAS	--	POWER6	+12V	ADP7102AC PZ-5.0-R7	U58	+5V_BIAS
EN+0.9V_GT_AVCC	PG+0.9V_GT_AVCC	POWER1	+12V	LTM4644EY	U44	+0.9V_GT_AVCC

Enable Signal	Power Good Signal	Schematic Page	Input power Net	Regulator/ DC-DC Converter	Designator	Output power Net
EN+1.3V_MGT_PS	PG+1.3V_MGT_PS	POWER1	+12V	LTM4644EY	U44	+1.37V
EN+2V_MGT_PS	PG+2V_MGT_PS	POWER2	+12V	LTM4644EY	U48	+2V_MGT_PS
EN_VTT_DDR_PL EN_VTT_DDR_PS	---	POWER4 POWER4	+3.3V +3.3V	TPS51206DSQ TPS51206DSQ	U2 U3	VTT_DDR_PL VTT_DDR_PS
EN+3.3V	PG+3.3V	POWER4	+12V	LTM4644EY	U1	+3.3V
EN_VCCINT	PG_VCCINT	POWER0	+12V	LTM4630EY	U42A	+0.85V_VCCINT

Table 3: PG and EN Signals




Figure 1: Power Sequencing State Machine

Sequence	Power Net Name	Correspondent Net Name on Board	Regulator	Enable Signal	PG Signal	Description
1	----- VCC_PSI NTLP VCC_PSI NTFP VCCINT ----- -----	+5V_BIAS +0.85V_VCC INT +0.85V_VCC INT +0.85V_VCC INT +1.37V +2V_MGT_PS	U58 U42 U42 U42 U44 U48	EN_5V_V BIAS EN_VCCI NT EN_VCCI NT EN_VCCI NT EN_1V3_ GT_PS EN_2V0_ GT_PS	----- PG_VCCINT PG_VCCINT PG_VCCINT PG_1V3_G T_PS PG_2V_MG T_PS	+5V_BIAS pin is connected to bias pin of +1.8V_GT_AUX, +1.8V_AUX, +1.8V_AUX_PS, +1.8V_GT_AV T_PS, +0.85V_GT_AV CC_PS and +1.2V_PLL_PS regulator bias pins. +1.37V pin is connected to regulator inputs for +0.85V_GT_AV CC_PS and +12V_PLL_PS voltages. +2V_MGT_PS pin is connected to regulator inputs for +1.8V_AUX, +1.8V_GT_AUX, +1.8V_AUX_PS, +1.8V_GT_AV T_PS voltages.


Sequence	Power Net Name	Correspondent Net Name on Board	Regulator	Enable Signal	PG Signal	Description
2	VCC_PS AUX VCC_PS ADC VCCO_P SIO VCC_PS PLL VPS_MG TRAVCC VCC_PS DDR_PL L VCCINT_ IO VCCBRA M VCCAUX VCCAUX _IO VMGTAV CC ----	+1.8V_AUX_ PS +1.8V +1.8V +1.2V_PLL_ PS +0.85V_GT_ AVCC_PS +1.8V_AUX_ PS +0.85V_VCC INT +0.85V_VCC INT +1.8V_AUX +1.8V_AUX +0.9V_GT_A VCC +3.3V	U51 U53 U53 U46 U45 U51 U42 U42 U50 U50 U44 U1	EN_1V8_ AUX EN_1V8 EN_1V8 EN_1V2_ PLL_PS EN_0V85_ _GT_AVC C_PS EN_1V8_ AUX EN_VCCI NT EN_VCCI NT EN_1V8_ AUX EN_1V8_ AUX EN_0V9_ GT_AVCC EN_3V3	PG_1V8_A UX PG_1V8 PG_1V8 PG_1V2_PL L_PS PG_0V85_G T_AVCC_P S PG_1V8_A UX PG_VCCINT PG_VCCINT PG_1V8_A UX PG_1V8_A UX PG_0V9_G T_AVCC PG_3V3	3.3V pin is connected to DDR regulator inputs. (+2.5V_PL_DDR, +2.5V_DDR, VTT_DDR_PS and VTT_DDR_PL)
3	VPS_MG TRAVTT VCCO_P SDDR VMGTAV TT	+1.8V_GT_A VTT_PS +1.2V_DDR +1.2V_GT_A VTT	U54 U53 U48	EN_1V8_ GT_AVTT _PS EN_1V2_ DDR EN_1V2_ GT_AVTT	PG_1V8_G T_AVTT_PS PG_1V2_D DR PG_1V2_G T_AVTT	+1.2V_DDR is connected to DDR_PL and DDR_PS regulator inputs.

Sequence	Power Net Name	Correspondent Net Name on Board	Regulator	Enable Signal	PG Signal	Description
4	----	VTT_DDR_PL, VTT_DDR_PS +2.5V_PL_DDR, +2.5V_DDR +1.0V	U2,U3 U55,U56 U13	EN_VTT_DDR EN_2V5_DDR EN_1V0	---- PG_2V5_DDR, PG_2V5_PL_DDR PG_1V0	+1.0V is for PCIe switch.

Table 4: Power sequencing table

5.2.4 I2C

The main interface in the system is I2C interface. The user can input the data in the system through i2c slave subsystem. The entered data is stored in RAM memory. The state machine reads the stored data and communicates with corresponding sensor through i2c master subsystem and stores the feedback data again in RAM memory. The user can read back reported data for example temperature value.

**Figure 2: I2C**

Internal Registers

Ram memory is a 16x8 Byte Memory.

Register Name	Register address	Bits								CPLD	FPGA
config_reg	0x00	7	6	5	4	3	2	1	0	Read	Write
		0	0	0	0	0	r	w	s		
							e	r	t		
							a				
							d				
							-				
							b				
							i				
							t				
sensor_addr	0x01	8-bits								Read	Write
pointer_reg_byte	0x02	8-bits								Read	Write
data_to_write	0x03	8-bits								Read	Write
Reserved	0x04	8-bits									
Reserved	0x05	8-bits									
Reserved	0x06	8-bits									
Reserved	0x07	8-bits									

Register Name	Register address	Bits	CPLD	FPGA
state register	0x08		Write	Read
		76543210		
		0000000data – trans – busy		
data_to_read	0x09	8-bits	Write	Read
Reserved	0x0A	8-bits		
Reserved	0x0B	8-bits		
Reserved	0x0C	8-bits		
Reserved	0x0D	8-bits		
Reserved	0x0E	8-bits		
Reserved	0x0F	8-bits		

Table 5: Registers

The memory consists of the following registers:

- config_reg
- sensor_addr
- pointer_reg_byte
- data_to_write
- state_reg

- data_to_read

Sensor_addr register consists of sensor address that the temperature should be read from. Pointer_reg_byte is sensor internal register address that is to be written to or read from. Data_to_write register consists of data that in pointer_reg_byte will be written. The readed data from sensor is saved in data_to_read register. As long as state machine is busy, it will be state_teg value equal to 0x01. Config_reg consists of control bits. To start data transfer in state machine start_bit must be set to 1. If write_bit set to one, the inhalt of data_to_write will be written in pointer_reg_byte register of sensor. To read the inhalt of pointer_reg_byte register of sensor the read_bit must be set to 1.

Transfer state machine

To manage data transfer between RAM memory and i2c master subsystem that is connected with sensors, it is necessary to design a state machine. This state machine will be controlled with control bits of config_reg register. If start_bit is activated, state machine begins to transfer data between RAM memory and i2c master subsystem. If write_bit is set to one, saved data in RAM memory will be written in temperature sensor. If read_bit is set to one, temperature value will be readed from sensor and will be saved in RAM memory. Every state in the state machine consists of a state machine to manage i2c master communications.

In the following diagram this state machine construction is shown:




Figure 3: Data Transfer State Machine

Sensors on board

Sensor Name	Sensor I2C address	connection	Description	Chip Name	Description
+12V, Current sensor	0x40	CPLD	Currently not supported	INA219	For more information refer to Datasheet
Temperature sensor of +0.85V_VCCINT DC-DC	0x48	CPLD	Supported	TMP461	For more information refer to Datasheet
Temperature sensor of DDR power and +1.8V	0x4A	CPLD	Supported	TMP461	---
Temperature sensor of +3.3V	0x4B	CPLD	Supported	TMP461	---
Temperature sensor with integrated fan controller	0x4C	CPLD	Supported	TMP461	---
Temperature sensor of +1.2V_GT_AVTT	0x4D	CPLD	Supported	TMP461	---
Temperature sensor of +0.9V_GT_AVCC	0x4E	CPLD	Supported	TMP461	---

Table 6: Sensors

All temperature sensors are TMP461 of texas instruments. When this sensor is in shutdown mode, a single conversion is started by writing any value in one_shot_start register (pointer address 0x0F). The device returns to shutdown mode when the conversion and cycle completes. The result value is saved in high and low byte of Local/ Remote temperature registers. The high byte consists of temperature integer value and low byte consists of fraction part of temperature value. (Pointer addresses 0x00,0x15 for local temperature register and pointer addresses 0x01,0x10 for remote temperature register). The channel enable register (read address 16h, write address 16h) enables or disables the temperature conversion of remote and local temperature sensors.

LEN (bit 0) of the channel enable register enables/disables the conversion of local temperature. REN (bit 1) of the channel enable register enables/disables the conversion of remote temperature. Both LEN and REN are set to 1 (default), this enables the ADC to convert both local and remote temperatures.

The TMP461 device is a digital temperature sensor that combines a local temperature measurement channel and a remote-junction temperature measurement channel in a single WQFN-10 package. The device is two-wire and SMBus-interface-compatible with nine pin-programmable bus address options, and is specified over a temperature range of -40°C to 125°C. The TMP461 device also contains multiple registers for programming and holding configuration settings, temperature limits, and temperature measurement results. In the following it is listed important registers of this sensor:

- STATUS REG-----Addr ---> 0x02 (read only) (Default N/A)
- Local temperature register MSB 8 bits-----Addr ---> 0x00 (read only) (Default 0x00)
- Local temperature register LSB 4 bits-----Addr ---> 0x15 (read only) (Default 0x00)
- Remote temperature register MSB 8 bits-----Addr ---> 0x01 (read only) (Default 0x00)
- Remote temperature register LSB 4 bits-----Addr ---> 0x10 (read only) (Default 0x00)
- Configuration register-----Addr ---> 0x03 (read/write) (Default 0x00)
- Channel enable register-----Addr ---> 0x16 (read/write) (Default 0x03)
- Conversion rate register-----Addr ---> 0x04 (read/write) (Default 0x08)
- One-shot start register-----Addr ---> 0x0F (read/write) (Default N/A)

The INA219 is a high-side current shunt and power monitor with an I2C interface. The INA219 monitors both shunt drop and supply voltage, with programmable conversion times and filtering. A programmable calibration value, combines with an internal multiplier, enables direct readouts in amperes. An additional multiplying register calculates power in watts. The I2C interface features 16 programmable accesses.

To access these sensors through ZynqMP can be executed the following instructions in linux console consecutively:

1. Write device address
 - `i2cset -y 2 0x20 0x01 <sensor address>` --> This command writes sensor address in RAM memory address 0x01 (sensor_addr register)
2. Write register address
 - `i2cset -y 2 0x20 0x02 <register address>` --> This command writes desired register address in RAM memory address 0x02 (pointer_reg_byte register)
3. Write data that should be written in the register
 - `i2cset -y 2 0x20 0x03 <data to write>` --> This command writes desired value in RAM memory address 0x03 (data_to_write register)
4. Start to write data
 - `i2cset -y 2 0x20 0x00 0x03` --> This command set write_bit to one. (Write command)
5. Stop writing data
 - `i2cset -y 2 0x20 0x00 0x00` --> This command stops writing in RAM memory.
6. Start to read data
 - `i2cset -y 2 0x20 0x00 0x05` --> This command set read_bit to one. (Read command)
7. Stop reading data
 - `i2cset -y 2 0x20 0x00 0x00` --> This command stops reading from RAM memory.
8. Read data_to_read register
 - `i2cget -y 2 0x20 <data to read>` --> This command reads data from desired register.

For example to read a temperature sensor it is necessary to give the following commands in linux console:

- `i2cset -y 2 0x20 0x01 <sensor address>` --> Writing device address
- `i2cset -y 2 0x20 0x02 0x0F` --> Writing One-shot register address
- `i2cset -y 2 0x20 0x03 0xFF` --> Writing any value in the register to start converting of ADC in sensor
- `i2cset -y 2 0x20 0x00 0x03` --> Start to write these values
- `i2cset -y 2 0x20 0x00 0x00` --> To turn i2c master data transfer off
- `i2cset -y 2 0x20 0x02 0x00` --> Writing address of local temperature high byte register that consists of the temperature value
- `i2cset -y 2 0x20 0x00 0x03` --> Start to write these values
- `i2cset -y 2 0x20 0x00 0x00` --> To turn i2c master data transfer off
- `i2cset -y 2 0x20 0x00 0x05` --> Start to read temperature value of sensor and save it in data_to_read register
- `i2cset -y 2 0x20 0x00 0x00` --> To turn i2c master data transfer off
- `i2cget -y 2 0x20 0x09` --> Reading temperature value from data_to_read register
- `i2cset -y 2 0x20 0x02 0x15` --> Writing address of local temperature low byte register that consists of fraction of the temperature value
- `i2cset -y 2 0x20 0x00 0x03` --> Start to write these values
- `i2cset -y 2 0x20 0x00 0x00` --> To turn i2c master data transfer off
- `i2cset -y 2 0x20 0x00 0x05` --> Start to read temperature value of sensor and save it in data_to_read register
- `i2cset -y 2 0x20 0x00 0x00` --> To turn i2c master data transfer off
- `i2cget -y 2 0x20 0x09` --> Reading temperature fraction value from data_to_read register

If the following shell script is executed in linux console it can be read all temperatures of all temperature sensors on the board. This script file will be executed automatically while booting, if this file is copied to SD card.

init.sh

```
#!/bin/sh
```

```

set sensor_addr=0                                # Temperature = Temp+Fraction*16^-1 °C
for example 50+1*16^-1 = 50.0625 °C
Temp=0                                             # 8bits
Fraction=0                                         # 4bits
i=0
n1=0
n2=0
for sensor_addr in 0x48 0x4A 0x4B 0x4C 0x4D 0x4E
do
    echo "Sensor Address $sensor_addr:"
    echo "Reading Sensor $i:"
    i2cset -y 2 0x20 0x01 $sensor_addr            # Write sensor address in RAM
memory address 0x01
    i2cset -y 2 0x20 0x02 0x0F                    # Write one-shot-start
register address in 0x02 of RAM
    i2cset -y 2 0x20 0x03 0xFF                    # Write 0xFF value in 0x03
address of RAM
    i2cset -y 2 0x20 0x00 0x03                    # Writing in sensor
    i2cset -y 2 0x20 0x00 0x00                    # Stop writing
    i2cset -y 2 0x20 0x02 0x00                    # Write 0x00 value (local
temperature register high byte address) in 0x02 of RAM memory
    i2cset -y 2 0x20 0x00 0x03                    # Writing in sensor
    i2cset -y 2 0x20 0x00 0x00                    # Stop writing
    i2cset -y 2 0x20 0x00 0x05                    # Reading sensor
    i2cset -y 2 0x20 0x00 0x00                    # Stop reading
    Temp=`i2cget -y 2 0x20 0x09`                  # Read temperature value
stored in 0x09 address of RAM memory
    #echo $Temp
    n1=$((Temp))
    #echo $n1
    i2cset -y 2 0x20 0x02 0x15                    # Write 0x15 value (local
temperature register low byte address) in 0x02 of RAM memory
    i2cset -y 2 0x20 0x00 0x03                    # Writing in sensor
    i2cset -y 2 0x20 0x00 0x00                    # Stop writing
    i2cset -y 2 0x20 0x00 0x05                    # Reading sensor
    i2cset -y 2 0x20 0x00 0x00                    # Stop reading
    Fraction=`i2cget -y 2 0x20 0x09`              # Read temperature value
stored in 0x09 address of RAM memory
    #echo $Fraction
    n2=$((Fraction>>4))                          # Shift bits 4 times
    #echo $n2
    echo "-----"
    #printf "Sensor %d Temperature = %d Celsius \n" $i $Temp
    #printf "Sensor %d Fraction = %d \n" $i $Fraction
    echo "Sensor $i Temperature = "
    awk "BEGIN {print $n1+$n2*16*-1}"
    echo "Celsius"
    echo "-----"
    let i++
done

```

Executed bash code

```
Init Start
Run init.sh from SD card
Sensor Address 0x48:
Reading Sensor 0:
-----
Sensor 0 Temperature =
55.5625
Celsius
-----
Sensor Address 0x4A:
Reading Sensor 1:
-----
Sensor 1 Temperature =
56.125
Celsius
-----
Sensor Address 0x4B:
Reading Sensor 2:
-----
Sensor 2 Temperature =
58.3125
Celsius
-----
Sensor Address 0x4C:
Reading Sensor 3:
-----
Sensor 3 Temperature =
46
Celsius
-----
Sensor Address 0x4D:
Reading Sensor 4:
-----
Sensor 4 Temperature =
55.875
Celsius
-----
Sensor Address 0x4E:
Reading Sensor 5:
-----
Sensor 5 Temperature =
57.125
Celsius
-----
Init End
Starting syslogd/klogd: done
Starting tcf-agent: OK

PetaLinux 2020.2 petalinux ttyPS0

petalinux login: root
Password:
root@petalinux:~#
```

5.2.5 LED

Green LED

State	Blink sequence	Comment
IDLE	OFF	Power sequencing can not be started. Power button is not pushed or is not pushed correctly.
STAGE1	oooooooo*	The following power good signals are faulty. PG_VCCINT PG_1V3_MGT_PS PG_2V_MGT_PS
STAGE2	ooooooo**	The following power good signals are faulty. The error may be due to a problem in a corresponding DC-DC converter or regulator. PG_0V9_GT_AVCC PG_0V85_GT_AVCC_PS PG_1V2_PLL_PS PG_1V8 PG_3V3 PG_1V8_AUX PG_1V8_AUX_PS PG_1V8_GT_AUX
STAGE3	ooooo***	The following power good signals are faulty. The error may be due to a problem in a corresponding DC-DC converter or regulator. PG_1V2_DDR PG_1V8_GT_AVTT_PS PG_1V2_GT_AVTT
STAGE4	oooo****	The following Power good signals are faulty. The error may be due to a problem in a corresponding DC-DC converter or regulator. PG_2V5_DDR PG_2V5_PL_DDR PG_1V0

State	Blink sequence	Comment
WAIT_RDY	*****	The state machine remains in this stage as soon as a counter is not overflowed. After overflowing the counter the state machine will jump in the next stage.
RDY	ON	Power is ok and the FPGA is configured successfully.

Table 7: Green LED States

RED LED

Status	Blink sequence	Comment
pg_all = '0'	*****	One of the power good signals are faulty. The error may be due to a problem in a DC-DC converter or regulator.
MR = '0'	*****000	Reset button is pushed.
SRST_B = '0'	****0000	PS software reset (Active Low) is activated.
FPGA_DONE = '0'	***00000	FPGA PL is not configured.
FPGA_DONE = '0'	**000000	FPGA PL is not configured.
FTDI_PWR_EN_N = '1'	*0000000	FTDI chip USB SUSPEND mode or device has not been configured.
else	OFF	

Table 8: Red LED States

6 Appx. A: Change History and Legal Notices

6.1 Revision Changes

- Changes REV02 to REV03:
 - Added i2c slave to communicate with FPGA
 - Added i2c master to read and write temperature sensors value
 - Added i2c master state machine to manage communication between CPLD and temp. sensors
 - Added a 8x16 byte RAM to save data in RAM
 - Correction of power sequencing
- Changes REV01 to REV02:
 - Power Management
 - FAN enable
 - LED blink sequencing
- Changes REV00 to REV01:
 - Power on (min)
 - UART
 - JTAG

6.2 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	CPLD Firmware Revision	Supported PCB Revision	Authors	Description
 2021-06-22	v.40	REV03	REV02, REV03	@Mohsen Chamanbaz	• REV03 release • Firmware release (SC-PGM-TEB0912-0302_SC0912-03_20210622.zip)
2021-02-16	v.39	REV02	REV02, REV03	Mohsen Chamanbaz	• REV02 release • Firmware release (SC-PGM-TEB0912-02_SC0912-02_20191127.zip)
	All			@Mohsen Chamanbaz	

6.3 Legal Notices

6.4 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

6.5 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

6.6 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

6.7 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

6.8 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

6.9 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

6.10 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07